

IKONAS PRODUCT SPECIFICATIONS

DR64 IMAGE MEMORY
PRODUCT SPECIFICATION - 4/20/82

1.0 GENERAL

The DR64 is used within the IKONAS RDS-3000 Raster Display System to store image data for processing and display. The DR64 contains 256K of RAM using 16K memory IC's. Working within the RDS-3000 system the DR64 can receive data from a high speed video input port, supply data to a high speed video display port, and provide random access through a third system port. Multiple DR64's can be used within a system to provide image storage and display of up to 1024x1024 pixels in full color (8 bits each of RED, GREEN, and BLUE).

2.0 STORAGE AND DISPLAY CAPABILITY

512x512x8 in LOW RES MODE 30-60Hz
1024X1024X2 in HIGH RES MODE 2 30Hz
64Kx32 in WORD MODE-equivalent to eight 4 bit LORES
pixels or thirty-two 1 bit HI RES pixels
Maximum of twelve DR64 per system
-1024x1024x24 total
-1Mx32 total

3.0 TRANSFER RATES

12.0 MByte/sec video input port
20.0 MByte/sec video output port
200 NSEC Access, 400 NSEC cycle system port

4.0 COMPATIBILITY

Fully compatible with all RDS-3000 hardware and software including BPS microprogrammable bit-slice processor, MPC 16 bit microprocessor, and DR256 memory (1MB).

5.0 TYPICAL CONFIGURATIONS

QUAN.	DR64	STORAGE/DISPLAY	COLORS
1		512x512x8 1024x1024x2	256 4
3		512x512x24 1024x1024x6	16M 64
4		512x512x32 1024x1024x8	16M+256 overlay 256
12		1024x1024x24	16M

DR256 IMAGE MEMORY
PRODUCT SPECIFICATION - 4/20/82

1.0 GENERAL

The DR256 is used within the IKONAS RDS-3000 Raster Display System to store image data for processing and display. The DR256 contains one megabyte of RAM using 64K memory IC's. Working within the RDS-3000 system the DR256 can receive data from a high speed video input port, supply data to a high speed video display port, and provide random access through a third system port. Multiple DR256's can be used within a system to provide image storage of up to 2048x2048 pixels in full color (8 bits each of RED, GREEN, and BLUE)

2.0 STORAGE CAPACITY

1024x1024x8 in LOW RES. MODE
2048x2048x2 in HIGH RES. MODE
256Kx32 in WORD MODE - equivalent to
eight 4 bit LORES pixels or thirty-two
1 bit HIRES pixels
MAXIMUM of twelve DR256 per system
-2048x2048x24 total
-4Mx32 total

3.0 DISPLAY CAPABILITY

1024x512 pixels LOW RES 30Hz
640x480 pixels LOW RES 60Hz
1280x1024 pixels HIGH RES 30Hz

4.0 TRANSFER RATES

12.0 Mbyte/sec video input port
20.0 Mbyte/sec video output port
200 nsec access, 400 nsec cycle system port

5.0 COMPATIBILITY

Fully compatible with all RDS-3000 hardware and software including BPS microprogrammable bit slice graphics processor, MPC 16 bit microprocessor, and DR64 memory (256KB).

6.0 TYPICAL CONFIGURATIONS

Qty.	DR256	STORAGE	DISPLAY	COLORS
1		1024x1024x8	512x512x8	256
		2048x2048x2	1024x1024x2	4
3		1024x1024x24	512x512x24	16M
		2048x2048x6	1024x1024x6	64
4		1024x1024x32	512x512x32	16M+256 overlay
		2048x2048x8	1024x1024x8	256
12		2048x2048x24	512x512x24	16M
		2048x2048x24	1024x1024x24	16M

EQUIPMENT RACKS RK5 AND RK6
PRODUCT SPECIFICATIONS 4/15/82

Equipment Racks RK5 and RK6 are designed to house IKONAS RDS-3000 display systems as well as providing standard 19" rack mounting space for other computer and video equipment. Cooling fans and ventilation grilles are included.

OVERALL SIZE:

RK5 - 60" high x 30.75" deep x 21" wide
RK6 - 86" high x 30.75" deep x 21" wide

USABLE MOUNTING AREA:

RK5 - 45.5" high x 29.5" deep
RK6 - 71.75" high x 29.5" deep

EQUIPMENT DIMENSIONS:

Ikona CBP12 - 22.75" high x 27" deep
Ikona PCP - 17.5" high x 6" deep
Tektronix 1474 Sync Gen - 3.5" high x 17" deep
Fernseh TCE 3000 Encoder - 1.75" high x 17" deep

FBC FRAME BUFFER CONTROLLER
 PRODUCT SPECIFICATION - 4/20/82

1.0 GENERAL

The FBC is used within the IKUNAS RDS-3000 Raster Display System to provide timing and control for the display of images stored in memory. The FBC fetches display data from DR64, DR256, GM64, or GM256 image storage memory and passes this data along to a LUV024/HS color look up table (or optional XBS34 video cross-bar). The FBC provides video sync and format control as well as pan, scroll, and zoom functions.

2.0 DISPLAY CONTROL

Lines/Frame 200-2000 (programmable)
 Frames/Sec 20-80 (programmable)
 Interlaced/non-interlaced display (programmable)
 RS-170A/RS-343A sync timing (programmable)
 Pixel Rate 8-45 MHz (programmable)
 Pan/Scroll - Pixel increments
 Memory Size - 512x512 to 2048x2048
 Zoom - integer steps 1, 2, 3, ..., 16 to 1
 *Low Res/High Res (i. e. select 512x512x24
 or 1024x1024x6 display)
 Internal/External Sync (programmable)
 Visible Area (programmable)
 Maximum bits/pixel-32 LOW RES. DISPLAY
 24 HIGH RES. DISPLAY

3.0 TYPICAL DISPLAY FORMATS

Frame Rate(Hz)	30	30	30	60	60
Lines/Frame	525	551	1103	520	552
Interlace	Yes	Yes	Yes	No	No
Visible Lines	485	511	1023	480	512
Visible Pixels	512-640	512-680	1024-1280	512-640	512
Sync	RS-170A	RS-170A	RS-343A	RS-343A	RS-343A
Notes	1	-	-	2	2

- 1 - NTSC broadcast standard
 2 - Flicker Free

GPS GRAPHICS PROCESSOR SET
PRODUCT SPECIFICATION 4/20/82

1.0 GENERAL

The Graphics Processor Set is used within the Ikonas RDS-3000 Raster Display System to provide high-speed high-performance graphics generation and image processing capability. The GPS consists of the following items:

BPS -32 bit microprogrammable bit-slice processor
MCM4 -4Kx64 microcode RAM
SR8 -8Kx32 high speed scratchpad RAM
IKASM-microcode cross assembler software

The Graphics Processor is connected to the RDS-3000 IKONAS BUS, a high-speed 32 bit system bus providing full access to all elements within the system. The Graphics Processor can create graphics for display, manipulate existing images, create color look-up tables, and control system registers (pan, scroll, zoom, cursor, etc.) A user may operate with standard microcode supplied by Ikonas or program special functions for maximum capability when needed.

2.0 BPS

The BPS bit-slice processor is a 32 bit wide machine executing 200 nsec cycles. The BPS contains sixteen internal 32 bit registers, a 32 bit ALU, a 16x16 hardware multiplier, and a microprogram controller. It executes 64 bit instructions stored in the companion MCM4 memory. The 32 bit ALU can be operated as two parallel 16 bit sections for a doubling of performance in critical applications. The 64 bit wide instruction and BPS architecture allow several operations to be executed concurrently. For example the BPS can simultaneously:

- 1) ADD two 32 bit registers
- 2) SHIFT the result and store into another register
- 3) MULTIPLY two 16 bit numbers
- 4) WRITE data to a pixel for display
- 5) INCREMENT a loop counter
- 6) BRANCH to a subroutine conditionally

All within one 200 nsec instruction cycle.

3.0 MCM4

The MCM4 microcode RAM stores the microprograms to be executed by the BPS. This 4Kx64 storage is implemented with 55 nsec dual ported RAM with an IKONAS bus port for writing/reading microcode and a 64 bit port for microcode execution. The MCM4 can be used by the BPS for general purpose storage when necessary. Additional MCM4 boards may be added to the RDS-3000 for extraordinarily large applications.

4.0 SR8

The SR8 scratchpad RAM is used by the BPS microprogram for general purpose high speed storage. Vector lists, command strings, etc. are stored here for use by microprograms. This 8Kx32 memory is implemented with 55 nsec dual ported RAM. One port is connected to the Ikonas system bus for read/write access and the other is available for auxilliary hardware processor such as the MA1024 matrix multiplier. Additional SR8 boards may be added to the RDS-3000 for increased high-speed storage. For very large storage applications the DR64 (64Kx32) or DR256 (256Kx32) memories can be used with a 200 nsec increase in access time.

5.0 IKASM

IKASM is a microcode cross assembler written in FORTRAN for installation on the user's host computer. Input to IKASM consists of microcode text files and mnemonic definition files. IKASM produces microcode object files capable of being down-loaded by the general purpose file loader IKLOD. Once microprograms are down-loaded to the MCM4 they can be executed by the BPS. IKASM is used for assembling Ikonas supplied microprograms as well as any user develop microcode.

6.0 PERFORMANCE

The Graphics Processor Set performance can best be evaluated by looking at timing for typical graphics generation tasks within the Ikonas RDS-3000 system.

Vectors - 4-6 microsec set-up
2 million pixels/sec drawing rate
Polygons - 4-6 microsec set-up per vertex
1 million pixels/sec drawing rate
Rectangles (WORD MODE) - 4 microsec. set-up
32 million pixels/sec drawing rate

Add two 512x512x8 images - 0.3 seconds
Load Ramp to Color Map - 110 microsec.
Raster Op (move rectangular array of pixels)
4 microsec set-up
1 million pixels/sec move

GPS GRAPHICS PROCESSOR SET
PRODUCT SPECIFICATION 4/20/82

1.0 GENERAL

The Graphics Processor Set is used within the Ikonas RDS-3000 Raster Display System to provide high-speed high-performance graphics generation and image processing capability. The GPS consists of the following items:

BPS -32 bit microprogrammable bit-slice processor
MCM4 -4Kx64 microcode RAM
SR8 -8Kx32 high speed scratchpad RAM
IKASM-microcode cross assembler software

The Graphics Processor is connected to the RDS-3000 IKONAS BUS, a high-speed 32 bit system bus providing full access to all elements within the system. The Graphics Processor can create graphics for display, manipulate existing images, create color look-up tables, and control system registers (pan, scroll, zoom, cursor, etc.) A user may operate with standard microcode supplied by Ikonas or program special functions for maximum capability when needed.

2.0 BPS

The BPS bit-slice processor is a 32 bit wide machine executing 200 nsec cycles. The BPS contains sixteen internal 32 bit registers, a 32 bit ALU, a 16x16 hardware multiplier, and a microprogram controller. It executes 64 bit instructions stored in the companion MCM4 memory. The 32 bit ALU can be operated as two parallel 16 bit sections for a doubling of performance in critical applications. The 64 bit wide instruction and BPS architecture allow several operations to be executed concurrently. For example the BPS can simultaneously:

- 1) ADD two 32 bit registers
- 2) SHIFT the result and store into another register
- 3) MULTIPLY two 16 bit numbers
- 4) WRITE data to a pixel for display
- 5) INCREMENT a loop counter
- 6) BRANCH to a subroutine conditionally

All within one 200 nsec instruction cycle.

3.0 MCM4

The MCM4 microcode RAM stores the microprograms to be executed by the BPS. This 4Kx64 storage is implemented with 55 nsec dual ported RAM with an IKONAS bus port for writing/reading microcode and a 64 bit port for microcode execution. The MCM4 can be used by the BPS for general purpose storage when necessary. Additional MCM4 boards may be added to the RDS-3000 for extraordinarily large applications.

4.0 SR8

The SR8 scratchpad RAM is used by the BPS microprogram for general purpose high speed storage. Vector lists, command strings, etc. are stored here for use by microprograms. This 8kx32 memory is implemented with 55 nsec dual ported RAM. One port is connected to the Ikonas system bus for read/write access and the other is available for an auxiliary hardware processor such as the MA1024 matrix multiplier. Additional SR8 boards may be added to the RDS-3000 for increased high-speed storage. For very large storage applications the DR64 (64Kx32) or DR256 (256Kx32) memories can be used with a 200 nsec increase in access time.

5.0 IKASM

IKASM is a microcode cross assembler written in FORTRAN for installation on the user's host computer. Input to IKASM consists of microcode text files and mnemonic definition files. IKASM produces microcode object files capable of being down-loaded by the general purpose file loader IKLUD. Once microprograms are down-loaded to the MCM4 they can be executed by the BPS. IKASM is used for assembling Ikonas supplied microprograms as well as any user developed microcode.

6.0 PERFORMANCE

The Graphics Processor Set performance can best be evaluated by looking at timing for typical graphics generation tasks within the Ikonas RDS-3000 system.

Vectors - 4-6 microsec set-up
 2 million pixels/sec drawing rate
Polygons - 4-6 microsec set-up per vertex
 1 million pixels/sec drawing rate
Rectangles (WORD MODE) - 4 microsec. set-up
 32 million pixels/sec drawing rate

Add two 512x512x8 images - 0.3 seconds
Load Ramp to Color Map - 110 microsec.
Raster Up (move rectangular array of pixels)
 4 microsec set-up
 1 million pixels/sec move

IDL IKONAS DISPLAY LANGUAGE
PRODUCT SPECIFICATION 5/2/82

1.0 GENERAL

The IDL software package enables a user to write display programs which will be executed by the Graphics Processor within an Ikonas RDS-3000 Raster Display System. The package consists of an IDL COMPILER (written in FORTRAN) and IDL DISPLAY MICROPROGRAMS (written in IKASM). The COMPILER is installed on the customer's host computer and used to produce IDL OBJECT FILES. IDL OBJECT FILES are down-loaded to the Ikonas RDS-3000 to control execution of previously down-loaded DISPLAY MICROPROGRAMS. A SYMBOL TABLE is also produced by the IDL COMPILER so that run-time modification of data or commands by host computer programs is possible.

2.0 IKONAS DISPLAY LANGUAGE (IDL)

IDL allows easy programming of stand-alone graphics display programs. IDL commands define display lists, manipulate display lists, control display, and control program flow. For example, a simple IDL program might:

- (1) define AIRCRAFT-LIST
- (2) define RUNWAY LIST
- (3) read 3-D joystick
- (4) construct AIRCRAFT-TRANSFORM
- (5) construct RUNWAY-TRANSFORM
- (6) transform AIRCRAFT-LIST
- (7) display AIRCRAFT-LIST
- (8) transform RUNWAY-LIST
- (9) display RUNWAY
- (10) display "FOUR MILES TO TOUCHDOWN"
- (11) READ function switches
- (12) branch to (3) or halt

6.0 USES

IDL is most useful when pre-defined display formats are needed (command/control, cockpit display, simulation, CAD/CAM, etc.). The IDL DISPLAY MICROPROGRAMS can also be used to develop support for other graphics packages.

IF/IK HOST COMPUTER INTERFACE
PRODUCT SPECIFICATION 4/28/82

1.0 GENERAL

The IF/IK is a general purpose host computer interface for the Ikonas RDS-3000 Raster Display System. An interface unit for a specific host computer connects to the IF/IK. Interface units for most popular mini-computers are available. The IF/IK allows the host computer to access all image memory, control registers, data memory, etc. within the RDS-3000 system. The host computer can read and write data in programmed input/output (PIO) or direct memory access (DMA) modes.

2.0 FEATURES

- * PIO or DMA transfers (programmable)
- * 6.7 megabyte/sec maximum transfer rate
- * auto increment addressing
- * x,y addressing of image memory
- * auto 8 bit to 16 bit pack/unpack
- * auto 16 bit to 32 bit pack/unpack
- * three host control registers, four Ikonas control registers ensure easy software portability
- * host computer has direct read/write access to all RDS-3000 features
- * two 50 conductor cables connect IF/IK to host

3.0 HOST COMPUTER INTERFACE UNITS

- * IK11B - DEC PDP-11, VAX UNIBUS (16 bit)
- * IKQ - DEC LSI-11 Q-BUS (16 bit)
- * IF/NOVA - DATA GENERAL NOVA, ECLIPSE (16 bit)
- * IF/SEL - GOULD/SEL HSD (32 bit)
- * IF/PR - PRIME GPIB (16 bit)
- * IF/PE - PERKIN/ELMER O2-304 UL1 (16 bit)
- * IF/ROLM - ROLM 3564 (16 bit)

LUV024/HS LOOK-UP AND VIDEO OUTPUT MODULE
PRODUCT SPECIFICATION - 4/28/82

1.0 GENERAL

The LUV024/HS is used within the IKONAS RLS-3000 Raster Display System to provide translation from stored image value to displayed color. Over 16 million colors can be displayed. The LUV024/HS receives image data from an FBC Frame Buffer Controller (or optional XB834 Cross Bar Switch), selects full color or pseudo-color data, determines displayed values by addressing color look-up tables, and provides video output to drive a color monitor.

2.0 ORGANIZATION

Image data (up to 24 bits/pixel) is supplied to the LUV024/HS and feeds three independent channel selector circuits (RED, GREEN, AND BLUE CHANNELS). Each circuit programmably selects 8 bits of the input pixel data to address a color look-up table. Two additional address bits are provided by the FBC Frame Buffer Controller (cursor and page select). Three ultra high speed video digital-to-analog converters are supplied 8 bit (256 level) values from the color maps. Standard video outputs can then be connected to a color display monitor.

3.0 DISPLAY CAPABILITY

- * 5-45MHz pixel rate
- * 512x512 (30Hz), 512x512 (60Hz),
1024x1024 (30Hz) display rates
- * 16 million colors

4.0 CHANNEL SELECTOR

- * Three 8 bit channel inputs
- * Three 8 bit channel outputs (RED, GREEN, BLUE)
- * Any output channel can be connected to any input channel under software control for full color or pseudo-color operation

5.0 COLOR LOOK-UP TABLES

- * Three 1024x8 tables (RED, GREEN, BLUE)
- * Table input - 8 bits from channel selector for data display
 - 1 bit from hardware cursor (32x32 pixels) for solid, reverse, bright cursor effects.
 - 1 bit from control register for software alternate map selection
- * Tables Read/Written from Ikonas system bus by host computer, graphics processor, or peripheral microprocessor

6.0 DIGITAL-TO-ANALOG CONVERTERS

- * Three 8 bit low-glitch video DAC (256 levels)
- * Ultra-high-speed (10 nsec settling time)
- * 75 ohm 1 volt output
- * non-composite video output (composite optional)

7.0 OPTIONS

- * LUV030/HS - 1024x10 look up tables
 - 10 bit DACs (1024 levels)
 - 15 nsec settling time
 - for critical video applications
- * OVERLAY - allows overlay data to supercede normal display
 - 8 additional input bits to LUV024/HS
 - up to 256 overlay colors displayed
 - overlay colors use alternate map values
 - normally requires XBS34 option
- * XBS34 - see separate spec for full details
 - allows 10 bit pseudo-color (1024 colors)
 - arbitrary RGB bit assignment

MA1024/D MATRIX MULTIPLIER MODULE
PRODUCT SPECIFICATION 5/4/82

1.0 GENERAL

The MA1024/D is used within the Ikonas RDS-3000 Raster Display System for 2-D and 3-D transformations of items to be displayed. It can be used for displays involving vectors, polygons, curved surfaces, and solids. Data used by the MA1024/D must be stored in one or more SR8 high speed memories. A special bus connects the MA1024/D with the SR8(s) to maximize throughput. In typical use a vector list is loaded into an SR8 by the system's host computer. The MA1024/D fetches and transforms the list and the result is used by the BPS graphics processor for display. The MA1024/D can store sixty-four 4x4 transformation matrices for sophisticated data manipulation and is user microprogrammable for specialized applications.

2.0 OPERATION

The MA1024/D fetches data from an attached SR8 memory, multiplies this data by coefficients stored internally, accumulates results, and writes these back to the attached SR8 for use by the Graphics Processor. This process is controlled by an internal microprogram started upon command from the Graphics Processor. User written microcode can be executed for special applications such as B-spline surface evaluation, normal calculations, etc. Control registers determine function performed and data to be used.

3.0 OPERATIONAL FEATURES

- * 1Kx16 Matrix Coefficient RAM
- * 16x16 bit multiply
- * 35 bit accumulate
- * 16 bit input X, Y, Z, W
- * 16 bit output X, Y, Z, W (transformed)
- * 12 bit output X, Y, Z (w/perspective division)
- * six comparators aid 3-D clipping
- * operation transparent to system

4.0 CONTROL FEATURES

- * input list Address Register
- * output list Address Register
- * list Counter Register
- * 1Kx32 microprogram RAM
- * function register
 - 2-D transform (833,000 points/sec)
 - 3-D transform (417,000 points/sec)
 - 3-D transform with perspective (278,000 points/sec)
 - user written functions (5 million operations/sec)

MPC MULTI-PERIPHERAL CONTROLLER
PRODUCT SPECIFICATION - 4/20/82

1.0 GENERAL

The MPC is used within the IKONAS RDS-3000 Raster Display System to provide an interface to multiple interactive devices under local microprocessor control. The MPC is a powerful building block for workstation and standalone configurations since it incorporates a Motorola 68000 16-bit microprocessor with up to 256K bytes of memory. The current software release consists of a multi-tasking real-time monitor with interactive control routines. Provision is also made for user-written programs to run under the monitor. Ikonas plans to release the UNIX (TM-WESTERN ELECTRIC) System for the MPC during 1982 with memory mapping and Winchester disk unit.

2.0 FEATURES

- 68000 microprocessor with 32 bit internal data, 16 bit external data, 24 bit address, 8MHz.
- 4 serial ports, 1 parallel port (16 bits I/O)
- Bus extension port (16 bits data, 24 bits address)
- Direct Ikonas bus access to entire 68000 address-space (program, data, peripherals, etc.)
- Mapped 68000 access to entire Ikonas bus (control registers, image memory, color map, etc.)
- 32KB RAM, 8KB ROM
- Interactive device monitor software

3.0 OPTIONS

- 256KB RAM
- Peripheral Expansion Unit
- Interactive Devices

3.1 PCP PERIPHERAL EXPANSION UNIT (optional)

- connects to parallel port on MPC
- 4 additional serial ports
- 8 parallel ports (16 bits I/O)
- 16 Analog ports (+/-10V, 12 bit digitization)
- Rack mounted unit

3.2 INTERACTIVE DEVICES (optional)

- DT11 - Data Tablet (11"x11")-serial
- TB3 - Track Ball (3") - serial
- CRT1 - CRT Terminal - serial
- BB16 - Sixteen Lighted Switches - parallel
- DB8 - Eight Control Dials - analog
- JS3 - Three Axis Joystick - analog

4.0 SOFTWARE

- Support routines for all interactive devices
- Pan, scroll, zoom, viewport, cursor control
- Multi-tasking monitor including user interface and debugging aid
- 68000 cross-assembler for DEC PDP-11, IBM 370, and time-sharing service available from Motorola for user program development.

V18 VIDEO INPUT DIGITIZER
PRODUCT SPECIFICATION 4/30/82

1.0 GENERAL

The V18 is used within the Ikonas RDS-3000 Raster Display System to provide real-time digitization and storage of video input from a television camera or video tape recorder. The V18 allows programmable control of area to be digitized, image storage location, and other variables for maximum flexibility. Video input is digitized to eight bit accuracy after analog processing.

2.0 DIGITIZER

- * 75 ohm input 1 volt nominal
- * Adjustable analog gain and offset allow digitization of small signal variations
- * 8-18 MHz sampling rate (programmable)
- * External sample clock input
- * 8 bit/sample digitization
- * external sync input
- * composite, vertical, horizontal sync outputs
- * 525 line, 30 frames/sec typical

3.0 STORAGE CONTROL

- * Single-frame mode (1/30 second)
- * Continuous mode
- * Programmable digitized area 16x16 to 512x512
- * Programmable minification 1:1 to 16:1
- * Image digitized from programmable video location
- * Image stored at programmable memory location
- * Sequential images can be stored (at 30 frames per second) to different locations
- * Write mask allows 1-8 bit storage

4.0 OPTION

- * V124 - Three eight bit digitizers for real time RGB input and storage

XBS34 VIDEO CROSS BAR SWITCH
PRODUCT SPECIFICATION 5/3/82

1.0 GENERAL

The XBS is an option used within the IKONAS RDS-3000 Raster Display System to provide maximum flexibility in image display. The XBS allows a user to programmably select bits of stored image pixels to be used for display. The XBS34 receives image data from the FBC Frame Buffer Controller and passes data to the LUV024/HS Look-Up and Video Output Module for display. Each bit of output can be programmably selected to come from any bit of input allowing maximum flexibility for high-performance applications.

2.0 INPUT

Input to the XBS34 consists of 35 bits per pixel. Thirty-two bits are supplied by image memory scanned out under control of the FBC. Two bits are set by a control register within the FBC. One bit is supplied from the FBC hardware cursor circuit (a 32x32 bit pattern).

3.0 SELECTION

The XBS34 contains 34 control registers. Each control register corresponds to a particular output pixel bit and can be written via the Ikonas system bus by host computer, graphics processor, or peripheral microprocessor. Each control register's contents selects one of 35 input bits, or a constant zero, for output.

4.0 OUTPUT

The XBS34 output connects to the LUV024/HS Look-Up and Video Output Module. Twenty-four output bits supply normal display data. Eight bits supply overlay data (for LUV0 overlay option). Two bits supply color look-up table high address (page) bits.

5.0 SUMMARY

- * Input
 - 32 image data bits
 - 2 register bits
 - 1 cursor bit
- * Selector - 34 control registers
- * Output
 - 24 image data bits
 - 8 optional overlay bits
 - 2 look-up table page bits

6.0 USES

The XBS34 allows maximum flexibility in multi-band image processing situations. It is also extremely useful for double-buffering or other graphics animation applications.

7.0 /FILL OPTION

The /Fill option contains hardware to allow an output bit to remain ON from one occurrence of an input pixel bit to the next. Thus a pair of vertical lines in image memory would create a filled rectangle display. This option is useful for applications requiring large filled areas such as mapping, IC layout, and solid modeling. Only 24 image data input bits can be used with the /FILL option. Eight of these feed separate fill circuits and are then available to the selector circuits as image data inputs 24-31. All other XBS34 functions remain unchanged.

- * 8 independent filled bit planes
- * 256 fill colors possible
- * video rate fill