

INSTRUCTION MANUAL
MODEL 1273
FSK KEYER/DEMODULATOR

SR 41049

765 Hz mark 807.5
space 722.5

SR 41048

2125 Hz mark 2167.5
space 2082.5

January 1980

©1979, Frederick Electronics Corporation, U.S.A.
Hayward Road, Post Office Box 502
Frederick, Maryland 21701

Reproduction by any means of any part of the material contained herein, or of any of the proprietary software described herein, is prohibited except by express written consent of Frederick Electronics Corporation.

Printed In U.S.A.

First Printing: May 1974
Second Printing: June 1975
Third Printing: October 1976
Fourth Printing: October 1977
Fifth Printing: April 1978
Sixth Printing: March 1979

RCP/400
2nd/400
3rd/250
4th/250
5th/400
6th/300
7th/300

PRODUCT WARRANTY

Frederick Electronics Corporation (FEC) warrants to the original buyer that all new equipment manufactured by FEC shall be free from defects in material, workmanship and title. THE FOREGOING WARRANTY IS EXCLUSIVE OF ALL OTHER WARRANTIES WHETHER WRITTEN, ORAL, OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR PURPOSE.

FEC will repair or replace, at its option, all or any part thereof found to be defective, at no charge to the purchaser, for a period of one year from the date of shipment. The Purchaser must, upon approval of and in accordance with FEC instructions, send the defective equipment, with shipping cost prepaid, to FEC. FEC will return said equipment, shipping prepaid to the Purchaser. The Purchaser is responsible for additional taxes or duties which may be applicable.

Material returned under this warranty, which is found not to be faulty or which is found to be out of warranty, will be returned at purchaser's expense, and purchaser will be invoiced in accordance with normal out-of-warranty repair procedure.

This warranty shall not, however, apply to any FEC products subjected to improper use, tampering, negligence, or accident; and Frederick Electronics Corporation does not authorize any person to assume for it any liability in connection with its products other than herein expressed.

PROPRIETARY INFORMATION

This document contains Frederick Electronics Corporation proprietary data, and is not to be copied, reproduced, used or divulged to unauthorized persons, in whole or in part, without proper authorization in writing from Frederick Electronics. This information is the property of Frederick Electronics Corporation which reserves all rights to it.

NOTE

Operating frequencies quoted in the text and tables of this manual are TYPICAL, used for purposes of explanation and functional description only.

The actual operating frequencies with which individual units are equipped are shown in Appendix A at the rear of this manual.

CONTENTS

SECTION	PAGE
I INTRODUCTION	
1.1 Purpose Of Equipment	1-1
1.2 Physical Description	1-1
1.3 Specifications	1-2
II INSTALLATION	
2.1 Unpacking And Inspection	2-1
2.2 Power Requirements	2-1
2.3 Mounting	2-1
2.4 Input/Output Connections	2-1
III OPERATION	
3.1 General	3-1
3.2 Controls And Indicators	3-1
3.3 Operating Aids	3-3
3.3.1 Receiver	3-3
3.3.2 Demodulator	3-7
IV THEORY OF OPERATION	
4.1 Functional Description	4-1
4.1.1 Demodulator	4-1
4.1.2 Tone Keyer	4-3
4.2 Detailed Circuit Description	4-4
4.2.1 Demodulator	4-4
4.2.2 Tone Keyer	4-12
4.2.3 Power Supplies	4-16
V MAINTENANCE	
PART I. GENERAL MAINTENANCE AND PERFORMANCE CHECKS	
5.1 General	5-1
5.2 Preventive Maintenance	5-1
5.3 Corrective Maintenance	5-1
5.3.1 Required Test Equipment	5-2
5.3.2 Troubleshooting	5-2
5.4 Performance Checks	5-3
5.4.1 Mark/Space Bandpass Filter Bandwidth Check	5-3
5.4.2 Tone Keyer Output Frequency Check	5-4
5.5 Alignment And Adjustment Procedures	5-5
5.5.1 Power Supply Adjustment	5-5
5.5.2 Meter Amplifier Adjustment	5-5
5.5.3 FSK Keyer Output Level Adjustment	5-5
5.5.4 Mark Channel Gain Adjustment	5-5

CONTENTS (cont.)

SECTION		PAGE
V	MAINTENANCE (cont.)	
	5.5.5 Mark And Space Rectifier Offset	5-6
	5.5.6 Mark And Space DTC Offset	5-6
	5.5.7 Mark And Space Bandpass Filter Alignment	5-8
	 PART II. TROUBLESHOOTING PROCEDURES	
	5.6 General	5-9
	5.7 Determining The Nature Of A Failure	5-9
	5.8 Isolating The Area Of A Malfunction	5-10
	5.9 Input Circuit	5-11
	5.10 Mark And Space Bandpass Filters	5-12
	5.11 Mark Detector, Space Detector Meter Circuits	5-13
	5.12 Dual Low Pass Filters	5-14
	5.13 Decision Threshold Computer Circuits	5-15
	5.14 Squaring Amplifier Circuits	5-16
	5.15 Keyer Outputs	5-17
	5.16 Auto Mark-Hold Circuits	5-18
	5.17 Power Inputs And Regulator Circuit	5-19
	5.18 Power Supply Board	5-19
	5.19 Input Circuit	5-20
	5.20 Mark/Space Gating Circuit	5-21
	5.21 Divider Circuits	5-22
	5.22 Digital To Sine Wave Converter Circuit	5-23
	5.23 Output Circuit	5-24
VI	SCHEMATIC DIAGRAMS	6-1
VII	PART REPLACEMENT DRAWINGS	7-1
	APPENDICES	
	TABLES	
TABLE		page
1-1	Specifications, Model 1273	1-2
3-1	Controls And Indicators	3-1
5-1	Required Test Equipment	5-2
5-2	Input/Output Connections For Bandpass Filter Alignment	5-8

ILLUSTRATIONS

FIGURE

- 1-1 Model 1273 FSK Keyer/Demodulator
- 2-1 Model 1273 Input/Output Connections
- 2-2 Internal Loop Connections
- 2-3 External Loop Connections, Internal Power Supply, Neutral Keying
- 2-4 External Loop Connections, External Power Supply, Neutral Keying
- 2-5 External Loop Connections, Internal Power Supply, Polar Keying
- 2-6 External Loop Connections, External Power Supply, Polar Keying
- 3-1 BFO Frequency Higher Than Signal Frequency, Response Drawing
- 3-2 BFO Frequency Lower Than Signal Frequency, Response Drawing
- 4-1 Model 1273 Block Diagram
- 4-2 DTC Waveforms
- 4-3 Digital To Sine Wave Converter Waveform Drawing
- 5-1 Test Setup, Mark/Space Bandpass Filter Operational Check
- 5-2 Test Setup, Mark/Space DTC Offset Adjustment
- 6-1 Demodulator Schematic Diagram (Sheets 1 & 2)
- 6-2 High Impedance Input Schematic Diagram
- 6-3 Mark-Space Bandpass Filter Schematic Diagram
- 6-4 Dual Low-Pass Filter Schematic Diagram
- 6-5 Power Supply Schematic Diagram
- 6-6 Tone Keyer Schematic Diagram
- 6-7 Optional Loop Power Supply Schematic Diagram
- 6-8 Model 1273 Wiring Diagram
- 6-9 Front Panel Switch Schematic Diagram
- 6-10 Optically Isolated High Level Neutral Keyer Schematic Diagram
- 7-1 Model 1273 Assembly
- 7-2 Demodulator Board Subassembly
- 7-3 High Impedance Input Board Subassembly
- 7-4 Mark-Space Bandpass Filter Board Subassembly
- 7-5 Dual Low-Pass Filter Board Subassembly
- 7-6 Tone Keyer Board Subassembly
- 7-7 Power Supply Board Subassembly
- 7-8 Optional Loop Power Supply Board Subassembly
- 7-9 Front Panel Switch Board Subassembly
- 7-10 Input Active Bandpass Filter Assembly
- 7-11 Input Active Bandpass Filter Selection Guide
- 7-12 Optically Isolated High Level Neutral Keyer Assembly Drawing




Figure 1-1. Model 1273 FSK Keyer/Demodulator

SECTION I
INTRODUCTION

1.1 PURPOSE OF EQUIPMENT

The Model 1273 FSK Keyer/Demodulator is a dual function equipment designed to provide demodulation of frequency shift keying (FSK) signals and conversion of high level neutral/polar teletype or EIA input data to FSK output signals. A front view of the Model 1273 is shown in Figure 1-1.

The FSK Demodulator circuits of the Model 1273 accept FSK tones within the range of 400 and 3500 Hz and with keying rates between 30 to 1200 bauds. The audio tone input supplied by a communications receiver is demodulated and used to drive one or more of the following output circuits: a high level neutral or polar loop keyer, a logic level keyer capable of producing polar EIA RS-232-C logic level signals, or MIL-STD-188C logic level signals.

The FSK Keyer circuits convert conventional telegraph input data to an audio frequency shift output. Different AFSK tones can be selected by replacement of the mark-space oscillator crystals.

An active input bandpass filter and limiter circuit render the 1273 unit virtually impervious to 60 Hz hum, noise, and other out-of-band signals, allowing the unit to operate (in the limiter mode) with FSK signals below -60 dbm. The effects of frequency selective fast-fade conditions are reduced through the use of a Decision Threshold Computer (DTC) circuit. In the auto-mark-hold function, the unit can operate with input signals as low as -50 dbm before being placed into a mark-hold condition.

1.2 PHYSICAL DESCRIPTION

The Model 1273 contains the following circuit cards:

1. Tone Keyer NO1343 (FEC Assembly D3095)
2. Demodulator NO1483 (FEC Assembly D3739)
3. Bandpass Filter NO1158 (FEC Assembly D2818) - 2 required
4. Low Pass Filter NO1159 (FEC Assembly D2813)
5. Power Supply NO1318 (FEC Assembly D2962)
6. High Level Keyer NO1452 (FEC Assembly C3240) (Optional) - two required for polar keying applications, one required for neutral keying.
7. Bandpass Filter NO1991 (FEC Assembly C3916) (Optional)
Replacement for Bandpass Filter D2818. Refer to Appendix A.

The circuits are packaged in an aluminum chassis designed for mounting in a standard 19-inch equipment rack. The required vertical rack space is 1-3/4 inches.

All operator controls required for normal operation of the unit are mounted on the front panel. All input/output connections are made via rear apron terminal strips and a multipin MOLEX connector.

The mark channel and space channel Bandpass Filters and the Low Pass Filter are plug mounted on the Demodulator. The filter circuits determine the frequency shift and baud rate for the FSK Demodulator. These cards are selected at the factory to match customer requirements. Filters are available from Frederick Electronics for any frequency shift and baud rate within the range of the equipment.

1.3 SPECIFICATIONS

Specifications for the Model 1273 FSK Keyer/Demodulator are outlined in Table 1-1.

Table 1-1. Specifications, Model 1273

DEMODULATOR

Input Impedance.	Balanced 600Ω or 10KΩ (selectable on the PC card).
Input AFSK Tone.	Center frequency between 400 and 3500 Hz.
Input Sensitivity In Limiter Mode	Below -60 dbm.
Operating Rate	Between 30 and 1200 baud.
Frequency Shift.	Up to 1000 Hz.
Mark-Space Channel Bandwidth.	Between 85 and 500 Hz.
Mark Center Frequency . . .	Between 400 and 3500 Hz.
Space Center Frequency . . .	Between 400 and 3500 Hz.
Outputs.	<u>EIA RS-232-C</u> polar logic level signals.
	<u>MIL-STD-188C</u> polar logic level signals.

Table 1-1. Specifications, Model 1273 (cont.)

DEMODULATOR (cont.)

- Outputs (cont.) High Level Loop (optional) - plug-in neutral keyer board provides dry contacts for keying teleprinter circuits. Two keyer boards are installed to provide polar loop keying.
- Auto-Mark-Hold Threshold Approximately -10 dbm in linear operation; approximately -50 dbm in limiter operation.

KEYER

- Input Options. High Level Loop Circuit - Detects 20 ma or 60 ma neutral or polar telegraph loops.
Polar Logic Level Circuit - Detects EIA Standard RS-232-C or MIL-STD-188C logic level signals.

NOTE

When operating with neutral loop inputs proper polarity must be observed. With neutral or polar inputs loop current must be adjusted to the specified value by an external resistance.

- Output Mark Pulse: 900X selected crystal.
Space Pulse: 900X selected crystal.
Optional: 180X selected crystal.
- Output Level Adjustable up to +4 dbm.
- Output Impedance Balanced, 600 ohms or 10K ohms.

GENERAL

- Power Requirements Switch selectable 115 or 230 VAC ±10% 50-400 Hz.
- Power Consumption. 10 watts.
- Temperature Range. 0 to 50°C.

Table 1-1. Specifications, Model 1273 (cont.)

GENERAL (cont.)

Outer Dimensions	Height: 1-3/4 inches (4.4 cm)
	Width: 19 inches (48.3 cm)
	Depth: 17 inches (43.2 cm)
Weight	Approximately 7-1/2 pounds (3.4 kg)

SECTION II INSTALLATION

2.1 UNPACKING AND INSPECTION

Open the shipping container being careful not to puncture the container with sharp objects which may damage the contents. Remove the packing and the unit(s) from the container. Inspect the unit(s) for damage. If any damage is observed as the result of shipping, file a written claim with the shipping agency and forward a copy of this claim to:

Frederick Electronics Corporation
Hayward Road, Post Office Box 502
Frederick, Maryland 21701

If repacking for storage or reshipment is anticipated, replace the packing material and retain the container for later use.

2.2 POWER REQUIREMENTS

The Model 1273 FSK Keyer/Demodulator is shipped from the factory ready to operate directly from a nominal 115 vac, 50/60 Hz power source. Power is connected by plugging the power cord into a standard 3-prong ac outlet. The input is fused prior to application to the power supply transformer.

2.3 MOUNTING

The Model 1273 is designed for mounting in a standard 19-inch equipment rack. The unit is 1-3/4 inches high and extends approximately 17 inches back into the equipment rack. The unit is secured to the equipment rack by screws inserted through the front panel mounting holes. Optional slide mounting can be incorporated on customer request.

2.4 INPUT/OUTPUT CONNECTIONS

The function of the individual pins of each connector is identified in Figure 2-1. Those connections that do not apply to a particular operating requirement should be ignored. Figures 2-2 through 2-6 show typical input/output connections for loop operation.




Figure 2-1. Model 1273 Input/Output Connections
 C3121A




Figure 2-2. Internal Loop Connections
B2115A




Figure 2-3. External Loop Connections, Internal Power Supply, Neutral Keying C3120




Figure 2-4. External Loop Connections, External Power Supply, Neutral Keying
C3122




Figure 2-5. External Loop Connections, Internal Power Supply, Polar Keying C3124




Figure 2-6. External Loop Connections, External Power Supply, Polar Keying C3123.

SECTION III
OPERATION

3.1 GENERAL

To obtain optimum performance from the Model 1273, it is essential the operator thoroughly understand the functions of the front panel controls and indicators and how to tune the associated receiver to an FSK signal.

The following paragraphs describe the operation of each control and its optimum position for various receiving conditions. In addition, a section on receiver operation is provided.

3.2 CONTROLS AND INDICATORS

Table 3-1 lists the functions of the controls and indicators. Control and switch positions associated with the Frequency Shift Keyer operations are identified with an asterisk (*).

Table 3-1. Controls and Indicators

CONTROL/INDICATOR	REF	FUNCTION
<u>MODE SWITCHES</u>		
SPACE	S1	Disables mark channel output when switch is depressed.
MARK	S2	Disables space channel output when switch is depressed.
AMH1	S3	Commands Mark-Hold circuit to place data output in mark state when either mark or space channel (or both) has signal loss.
LIMIT	S4	In depressed position activates the limiter circuit and provides 30 db minimum of additional gain. In released position linear operation of the limiter is obtained.
STBY	S5	Places 1273 Demodulator loop in a steady mark state when switch is depressed.

Table 3-1. Controls and Indicators (cont.)

CONTROL/INDICATOR	REF	FUNCTION
<u>SENSE SWITCHES</u>		
DEMODO	S6	Reverses mark-space polarity at Demodulator output to select correct mark-space relationship.
KEYER	S7	Selects correct mark-space polarity for signal processing by Tone Keyer.
<u>DEMODO SWITCHES</u>		
++	S8	Used to tune Receiver to an FSK signal. Receiver is properly tuned when meter shows maximum deflection and minimum oscillations.
+-	S9	Indicates input signals by deflecting to the right for mark and left for space.
LEVEL	S10	Monitors level of Demodulator input signal. Normal level is 0 DBM.
LOOP	S11	Monitors current in Demodulator high level output loop.
<u>KEYER SWITCHES</u>		
LEVEL	S12	Monitors output signal level from Tone Keyer. Meter is calibrated at 0 DBM.
LOOP	S13	Monitors current in Tone Keyer high level input loop.
PWR (power)	S14	Controls power to Model 1273.
MARK Indicator	CR1	Illuminates when Demodulator detects a mark signal higher than Mark-Hold level.
SPACE Indicator	CR2	Illuminates when Demodulator detects a space signal higher than Mark-Hold level.

Table 3-1. Controls and Indicators (cont.)

CONTROL/INDICATOR	REF	FUNCTION
Power Indicator	CR3	Illuminates when unit is ON.
KEYER TONE LEVEL (Rear Apron)	R1	Permits adjustment of Tone Keyer output level.

3.3 OPERATING AIDS

3.3.1 RECEIVER

The performance of the FSK Demodulator depends to a large extent upon the type of receiver used, and upon careful tuning. For best results, use a single-sideband receiver with good frequency stability, variable IF bandwidth selectivity, a product detector, slow AVC, and passband tuning. The operator should read the instruction manual for the receiver, and thoroughly familiarize himself with its operation.

3.3.1.1 FREQUENCY STABILITY. Receiver frequency stability is important in the reception of FSK signals. Frequency stability becomes extremely important with the narrower shifts. Any slow frequency drift, even with 850 Hz shift, can quickly interrupt copy from the strongest of signals.

3.3.1.2 SELECTIVITY. The normal AM broadcast receiver passes a band of frequencies five kHz or more in width. If such bandwidths were used in receiving FSK signals, background noise and adjacent-channel interference could ruin reception. Narrow IF bandwidths are thus desirable, since they can reduce and even eliminate much of this interference. Good single-sideband receivers will normally have two or more switch-selectable IF bandwidths. The proper IF bandwidth to use in a particular application depends upon the frequency shift of the received signal. In practice, always use the next widest receiver bandwidth than the bandwidth of the shift frequency. For example, with 850 Hz shift, the bandwidth should be greater than 850 Hz.

3.3.1.3 PRODUCT DETECTOR. A product detector in the receiver will improve the performance of the FSK Demodulator. This type of detector greatly reduces both intermodulation and harmonic distortion, thereby providing a cleaner signal from the receiver. Since automatic volume control can be used with the product detector, a more constant output will be obtained even during fading signal conditions.

3.3.1.4 AUTOMATIC VOLUME CONTROL. Some receivers provide slow and fast automatic volume control (AVC). Slow AVC should be used in receiving FSK signals, since a fast attack and a slow release are necessary. Slow AVC introduces the proper amount of delay in release to suppress noise during momentary absences of either signal frequency. With fast AVC, the receiver sensitivity recovers too quickly, thereby permitting excessive noise to appear.

3.3.1.5 BEAT FREQUENCY OSCILLATOR. Positioning of the mark and space frequencies in the IF passband of the receiver is critical for good performance. The two frequencies must be positioned so that they straddle the center point with equal amplitude. Failure to do this, especially with a very narrow bandpass, can result in a loss of the mark or space frequency. If the receiver Beat Frequency Oscillator (BFO) is varied to produce the mark and space frequencies, the operator must also know whether the BFO is tuned higher or lower than the received signals. This is illustrated in Figure 3-1. If the BFO is set higher in frequency than the received signals, the mark will be the lower frequency and the space will be the higher. This is the correct position for the mark and space signals. If the BFO is set too high, the space signal will be shifted outside the receiver passband, and the mark signal will approach the original position of the space signal.

Figure 3-2 shows the resultant signal relationship when the BFO is set to a frequency below that of the received signals. The mark and space signals have now changed places. Space is the low frequency and mark is the high frequency. If the BFO is set too low, the mark signal will be shifted outside the receiver passband, and the space signal will approach the original position of the mark signal.

All is not lost if the operator tunes the BFO to the wrong side of the signal frequency, provided that the mark and space signals still straddle the center point as shown in Figures 3-1 and 3-2. A wrong choice can be corrected by means of the SENSE switch on the FSK Demodulator. This switch reverses the mark and space signals at the output of the detector, thereby permitting the printer to function with the normal mark-space relationship.

To adjust a variable BFO, the receiver is tuned to noise only (i.e., a no-signal frequency), the +/- switch on the Demodulator is selected, and the BFO control is set for a zero reading (center scale) on the meter. This operation balances the noise in the mark and space channels, thereby insuring equal amplitude signals when the receiver is properly tuned to keying.

3.3.1.6 PASSBAND TUNING. Passband tuning in a receiver permits the IF to be shifted a few kHz above and below its normal frequency. The shift is effected without altering the shape of the




Figure 3-1. BFO Frequency Higher Than Signal Frequency




Figure 3-2. BFO Frequency Lower Than Signal Frequency

passband. This is particularly useful with interfering signals, since the passband can often be tuned to eliminate the unwanted signal. If the receiver has a passband tuning control, this control is substituted for the BFO control. The tuning procedure is the same.

3.3.2. DEMODULATOR

3.3.2.1 MODE SWITCHES. The MARK or SPACE switches select the channel transferred to the external TTY equipment. These operating modes are used only under special conditions. Normal operation transfers both channels and is usually selected. The Auto Mark-Hold (AMH1) mode of operation holds the outputs of the Demodulator in a steady mark condition during the absence of incoming signals to deactivate the external TTY equipment.

3.3.2.1.1 Limitter Mode. The limit function permits the operator to insert an additional 30 db (minimum) of gain (LIMIT depressed). Use of this mode is dependent upon the characteristics of the receiver. Normally the unit should be operated in the linear mode (LIMIT switch in out position). If reception is unsatisfactory, depress the LIMIT pushbutton switch to obtain the additional gain.

3.3.2.2 DEMOD/KEYER METER SWITCHES. There are six meter switches, four are associated with the Demodulator circuits of the Model 1273.

The ++ switch is used in tuning the receiver to an FSK signal. If only a carrier is present (no keying) the receiver is tuned for maximum needle deflection with the MARK indicator on. If keying is present, the receiver is tuned for maximum deflection and minimum oscillation of the meter needle. Both the MARK and SPACE indicators will flicker during keying.

The +- switch is used to obtain equal amplitude response (noise balance) from the mark and space channels. This response is obtained by first tuning the receiver to noise only and then by adjusting either the BFO or passband control until the needle rests at 0 (center scale). When the receiver is tuned to an FSK signal, deflection of the needle to the right indicates reception on the mark channel, and deflection to the left indicates reception on the space channel.

The LEVEL switch is used to adjust and monitor the amplitude of the audio input to the Demodulator. The input level is properly set when adjustment of the receiver audio gain control positions the meter needle at 0 DBM.

The LOOP switch is used to adjust and monitor output loop current from the Demodulator high level keyers.

3.3.2.3 STBY SWITCH. This switch controls the output circuit. When the STBY switch is pressed, the Demodulator output is held in steady mark. This is used during tuning.

3.3.2.4 DEMOD SENSE SWITCH. This switch is used to reverse the mark and space signals at the output of the detector, thereby permitting the output to function with the proper mark-space relationship. There is no set position for the DEMOD SENSE switch since mark-space polarities may change with receiver tuning and other conditions external to the Demodulator.

SECTION IV

THEORY OF OPERATION

4.1 FUNCTIONAL DESCRIPTION

A functional block diagram of the Model 1273 Keyer/Demodulator is illustrated in Figure 4-1. An external communications receiver supplies FSK tone inputs to the Demodulator circuits. The Demodulator converts the FSK signals to Mark/Space teleprinter signals and provides a neutral/polar loop output, MIL-STD-188C, or EIA RS-232-C output signaling.

The keyer circuits of the Model 1273 accept neutral/polar loop or EIA mark/space input data bits. Different frequency shifts can be selected by changing the keyer mark/space oscillator crystals.

4.1.1 DEMODULATOR

The FSK input tone is applied across an input isolation transformer to the input circuits.

The input circuit is comprised of a buffer amplifier, bandpass filter, and limiter. Limiter operation is controlled by the LIMIT MODE pushbutton switch. The circuit provides at least 30 db of additional gain in limiter operation over linear operation.

The Mark and Space Bandpass Filters are comprised of two identical 5-pole active networks which separate the audio tone input into its mark and space tones. Each channel filter has a narrow bandpass designed for aiding the detectors in achieving optimum signal detection. The filter outputs are detected individually, amplified, and applied to a postdetection Dual Active Low Pass Filter. After low pass filtering the mark-space channels are applied to the DTC (Decision Threshold Computer) circuits.

If mark and space diversity inputs are used they are inserted in their respective channels prior to the postdetection filters. These inputs are utilized in a diversity reception system and are normally supplied by a slave Demodulator unit.

The DTC circuits increase the reception capabilities of the unit during fading conditions in either the mark or space channel. Each channel DTC circuit sets a decision threshold which varies with the input signal amplitude. When sufficient signal strength is available, the mark and space signals are detected and undesired noise levels are rejected since they exist below the threshold level. In the presence of fading in either channel, the DTC circuits select the optimum channel to carry the received information.




Figure 4-1. Model 1273 Block Diagram
D3359A

The Auto Mark-Hold circuit samples the mark and space channels and automatically returns the output of the Demodulator to the mark state in the absence of signaling or when the received signal drops below a preset signal level. The Auto Mark-Hold circuit is controlled by the front panel AMH1 MODE switch. In the AMH1 mode, the absence of signals in either the mark or space channel, or both channels will activate the Mark-Hold circuit.

The Mark Only and Space Only switch gates are controlled by the front panel MARK and SPACE MODE switches and permit selection of the optimum channel or both channels.

The selected output of the DTC circuit is applied to a squaring circuit prior to application to a Mode Logic Network. The Mode Logic transfers the mark-space data and is controlled by the STBY MODE and DEMOD SENSE controls or the Auto Mark-Hold circuit. When in STBY or when Mark-Hold is initiated, the control gating circuit locks the Demodulator output in the mark condition. The DEMOD SENSE control reverses the polarity of the detected mark-space signals to provide the proper mark-space relationship at the Demodulator's output.

The Demodulator output circuits provide high level neutral or polar loop, EIA RS-232-C, or MIL-STD-188C outputs through the respective Keyer/Driver circuits.

A meter circuit permits four Demodulator functions to be monitored and adjusted. These four functions are associated with the LEVEL, LOOP, ++, +- of the front panel switches. In the LOOP position, the meter monitors the current in the high level teleprinter circuit. In the LEVEL position, the meter reads the audio input level from the receiver. The ++ position is used when tuning the associated receiver to a FSK signal. In the +- position the meter is used to obtain an equal amplitude response (noise balance) from the mark and space channels.

4.1.2 TONE KEYER

The Tone Keyer is designed to accept isolated Neutral/Polar, 20/60 ma, high level mark-space data or EIA RS-232-C logic level data. Jumpers on the Tone Keyer board select the type of signaling. After high level isolation, and conversion to logic levels, inputs are applied to the Mark-Space Gating circuit.

The Mark-Space Gating Circuit transfers either the mark or space oscillator outputs to the divider input. A KEYER SENSE switch controls which oscillator output is selected for a given mark/space input signal polarity. Both the mark and space oscillators are controlled by plug-in crystals and operate at 900 times the output mark and space tone frequencies. An optional wire jumper selects a smaller portion of the Divider circuits to give operation at 180 times crystal oscillator output.

The Divider circuits supply a divide-by-50 clock and a divide-by-900 data pulse train to the Digital to Sine Wave Converter circuit. The converter is basically an eight-stage serial to parallel register with each parallel output being developed across a precision voltage divider network. Each of the outputs are summed developing a composite voltage level which varies in amplitude with the number of register stages which are loaded. Since the register clock and data inputs vary directly with the mark and space oscillator frequencies, a near sine wave AFSK signal is generated at the output of the circuit. This circuit configuration prevents instantaneous changes or jitter in the AFSK signal at the converter output as the data input signal shifts between the mark-space, space-mark states.

The converter output is amplified and applied to an Active Low Pass Filter circuit. The filter removes undesired high frequency components from the tone output. The output isolation transformer provides a 600 ohm output impedance from the Tone Keyer.

4.2 DETAILED CIRCUIT DESCRIPTION

4.2.1 DEMODULATOR

The Demodulator detailed circuit description is divided into the following major functions:

1. Input Circuit
2. Mark/Space Bandpass Filter Circuits
3. Detector Circuits
4. Dual Low Pass Filter Circuits
5. DTC Circuits
6. Mark-Hold Circuits
7. Squaring Amplifier Circuits
8. Keyer Circuits, EIA, and MIL-STD-188C Output Circuits
9. High Level Keyer Circuit
10. Meter Circuits
11. DC Regulator Circuits

4.2.1.1 INPUT CIRCUIT. The input circuit (Figure 6-1 Sheet 1) consists of isolation transformer T1; buffer amplifier Z2, active bandpass filter sections Z4, Z5, and Z6, and limiter circuit Q2, Q1 and Z7.

The AFSK tone input from the associated receiver is applied to pins 1 and 3 of the Demodulator board from the DEMOD input on the rear panel barrier strip. Transformer T1 sets the input impedance at 10K ohms or 600 ohms when the eyelet designated "1" is jumpered (shunting the primary winding). The transformer also provides overload protection.

In addition, the tone-input is sampled by meter amplifier Z16 when one of the front panel meter pushbutton switches is depressed (refer to Paragraph 4.2.1.10).

Active bandpass filter Z4, Z5, and Z6 passes the signals within the operating frequency band, attenuating all other frequencies. Resistors Z3-A, -B, -D, -G, -H, and Z1-A, -D, -E, -H are factory selected for appropriate bandwidth per operating frequency desired by the customer. Operation of the limiter circuit Q2, Q1, and Z7 is controlled by a voltage level input to J12-18 from the front panel LIMIT MODE switch.

The input from the LIMIT MODE switch is jumpered to J13-5 and applied to control the operation of the limiter circuit on diversity board NO1490 (1200A unit only). With LIMIT MODE switch depressed, an LL0 applied to J12-18 turns Q2 and Q1 OFF. Limiter Z7 is ON providing at least 30 db of gain. With LIMIT MODE switch in the OUT position, Q2 and Q1 are ON effectively by-passing Z7; with Z7 OFF operation is linear.

4.2.1.1.1 Optional High Impedance Input. (Refer to Figure 6-2.) The Optional High Impedance Input consists of operational amplifier Z1 on additional board NO964 (FEC assembly C2362). The new board provides a high impedance input and still provides an appropriate audio level to the standard input low pass filter. The new circuit is connected in series between rear panel connector TB1 and input connector J13 on Demodulator board assembly D3739.

The board is installed by plugging the mating connector from J13 into an identical set of male pins on C2362. A mating plug identical to J13 is wired to the output connections on C2362. This plug is inserted in place of J13 on D3739.

4.2.1.2 MARK-SPACE BANDPASS FILTER CIRCUITS. The Mark and Space Bandpass Filters consist of two printed circuit card assemblies D2818. Each bandpass filter is a 5-pole Butterworth network comprised of operational amplifiers Z1 through Z6 and other discrete circuit components (refer to Figure 6-3, Sheet 1). Components will vary with frequency shift and spacing.

Input signals from the input circuit are applied to the input port of the filter. Active filter amplifiers Z2 and Z3 form the first two poles of the filter. Amplifier Z1 provides negative feedback flattening the overall peak response. The eyelet jumper marked "1" removes the positive feedback signal when adjusting the filter tuning potentiometers.

Cascaded active filter amplifiers Z4, Z5, and Z6 provide improved overall response. Stages Z2 and Z3 usually have more gain than stages Z4-Z6 to improve dynamic range. Negative feedback is provided through resistor R34. The jumper across eyelet "2" is also removed during filter adjustment. The mark and space filter outputs are applied to the Demodulator detector circuits.

4.2.1.3 DETECTOR CIRCUITS. The detector circuits (Figure 6-1, Sheet 1) are comprised of operational amplifiers Z12, Z13, Z14, and Z15, and other discrete circuit elements. Since the mark

channel (Z12 and Z13) and the space channel (Z4 and Z5) are identical with the exception of diode and signal polarity reversal, only the mark channel detector is discussed in the following paragraphs.

The mark tone output from the mark bandpass filter is applied to the inverting input of operational amplifier Z12, through C10, R18, and R29 (mark signal level control). The Mark Detector output is also available through MOLEX connector J12 pin 7 for optional diversity connections. This signal is also suitable for connection to an external tuning and display monitor.

Detector Z12 has two half-wave rectified outputs, one the positive excursions of the output signal, and the other the negative excursions. Diode CR8 is forward biased during the negative voltage swing and diode CR9 is forward biased during the positive output voltage swing. Circuit gain is set to unity by feedback resistors R31 and R32. The stage is compensated by capacitor C11.

The half-wave rectified outputs of Z12 are summed in Z13. Z13 inverts the positive output of Z12, but not the negative output, thus providing a full-wave rectified output. Negative mark outputs forward bias diode CR10, transferring the mark envelope to the low pass filter circuit on board assembly D2913. Potentiometer R36 is an offset adjustment to compensate for dc voltage offset in Z13 for low level signals.

Diode CR10 in conjunction with a similar diode in a diversity unit form an OR circuit which selects the stronger signal for diversity reception.

4.2.1.4 DUAL LOW PASS FILTER CIRCUIT. The Dual Low Pass Filter circuit (Figure 6-4) is comprised of active filter stages Z1 and Z2 and other discrete circuit elements. The Dual Low Pass Filter circuits are contained on circuit board assembly D2813 which is plugged into the Demodulator board.

Resistive and capacitive component values vary with the operating baud rate. Filters are available on special order for any given baud rate within the operating range of the Model 1273.

The postdetection Dual Low Pass Filter is a three-pole device which provides rejection of the high-frequency components present in the mark and space channels. The mark channel is filtered through the negative section comprised of active filter Z2. The space channel is filtered through the positive section of the filter comprised of Z1.

4.2.1.5 DECISION THRESHOLD COMPUTER CIRCUITS. The Decision Threshold Computer (DTC) circuits (Figure 6-1, Sheet 2) consist of mark and space peak detectors Z11 and Z10, mark and space summing amplifiers Z19 and Z18, continuous-level input detectors

(JFET transistors) Q4 and Q3, and other discrete circuit components. The DTC circuits prevent loss of mark or space bit recognition during fading conditions, and false recognition of bits during fast-fade conditions with the input at steady mark or steady space.

Detected and filtered mark signals appear as a negative-going signal at the negative output of the low pass filter. Mark signals are applied to Z11 and Z19. Space signals appear as a positive-going signal at the positive output of the low pass filter and are applied to Z10 and Z18. Since the mark and space DTC circuits are functionally identical, only the mark DTC circuit will be described.

The mark DTC circuit is basically a dc amplifier made to act as an ac coupled amplifier. It varies the threshold level at which the output is gated. This offsets the signal so that it swings an equal distance on either side of ground at the Schmitt trigger input. Offset levels are established separately for the mark and space signals. The basic scheme used is to peak detect the incoming signal, divide the result by a negative one-half, then add this to the original signal. After the signals are offset separately, the mark and space signals are added together. This scheme reduces distortion caused by fading and thus increases the dynamic range. The gain of Z11 is set at $\frac{1}{2}$ by the ratio of resistors R21 and R22. The negative mark input signal is inverted through Z11 charging C9 to a positive potential equal to $\frac{1}{2}$ the peak mark signal amplitude.

The negative polarity mark signal (through R84) and the positive charge on C9 are summed by Z19. Since these signals are opposite in polarity, the negative mark input signal will be shifted so that its average value is zero. The gain of inverting amplifier Z19 is set at three by the ratio of feedback resistor R69 to R67 or R84. The output of Z19 will be a positive mark signal.

Figure 4-2 shows typical DTC waveforms. Waveform A, Figure 4-2 illustrates the varying threshold level with respect to an input mark signal of varying characteristics. The small amplitude mark pulses would normally go undetected as mark bits. However, the varying threshold level assures sampling of bits at approximate midamplitude. The dropout of the steady mark (A, Figure 4-2) is a result of a fast-fade condition. This would normally result in false recognition of a space bit. However, the threshold level prevents circuit response to the dropout condition. An example of DTC circuit operation is given in the following paragraphs.

4.2.1.5.1 Operation During Signal Conditions. Assume that the mark input signal begins to fade, decreasing the DTC threshold charge on C9. C9 has a time constant of approximately 300 ms

allowing it to follow typical fading rates (B, Figure 4-2). Note that the positive DTC capacitor charge will be such that the signal will be detected at one-half of the excursion of the negative mark input signal level, permitting accurate detection of the input signal. The threshold level is maintained at 6 db below peak amplitude. The DTC circuits improve the noise rejection capabilities of the Demodulator since the signal is shifted to midpoint for sampling.

4.2.1.5.2 Operation During Steady Mark Condition. Capacitor C16 has a relatively slow charge to rapid discharge ratio. During normal signal conditions, C16 barely charges (C, Figure 4-2). However, when a steady mark condition is present on the input, C16 charges through R68 to a positive potential determined by the series divider network consisting of R68, R52, and Q4; capacitor C9 discharges. This produces a potential at Z19-6 equal to 2 times the peak-to-peak signal amplitude (D, Figure 4-2). Zener diode CR6 prevents C16 from discharging. When normal signal is again present, C16 discharges rapidly through CR21.

In mark only operation, Q4 is turned OFF, opening the R68-R52-Q4 path, preventing C16 from charging. With Q4 OFF, operation of the mark DTC circuit is as described in Paragraph 4.2.1.5.1; the threshold level is fixed at approximately $\frac{1}{2}$ the peak signal level.

4.2.1.6 AUTO MARK-HOLD CIRCUITS. The auto mark-hold circuits (Figure 6-1, Sheet 2) consist of mark threshold detector Z29; space threshold detector Z30; switch transistors Q11 through Q14; NOR gates Z17-A, Z22-B, and Z27-D; NAND gates Z22-C and Z27-C; and inverter Z26-F.

The auto mark-hold circuits operate under control of front panel mode pushbutton switch AMH1. With the AMH1 pushbutton depressed, a LL0 is applied to pin 19 enabling one input of gates Z27-C and Z22-C. The other input is enabled when either the mark or space output of the DTC circuit goes to the below threshold condition, switching Z29 or Z30 to the mark-hold output condition and gating Z27-D to the LL0 output state. If both the mark and space outputs of the DTC circuit go to the below threshold condition, both mark-hold threshold detectors Z29 and Z30 and their associated switching transistors are activated enabling the two remaining inputs to gate Z22-C. Gate Z22-B is enabled by the auto mark-hold condition, setting the Demodulator output to the mark condition. The mark-hold threshold detectors operate as described below.

The non-inverting input to mark threshold detector Z29 is referenced slightly above ground by voltage divider resistors R90 and R91. The inverting input of space threshold detector Z30 is referenced slightly below ground by resistors R94 and R95. During a no-signal condition in the mark channel, characterized by




Figure 4-2. DTC Waveforms
C3402

a zero voltage at the output of the DTC circuit, threshold detector Z29 switches to the positive output state. This reverse-biases CR28, allowing C24 to discharge through R112. After a short delay period, Q12 is biased on. The conduction of Q12 switches transistor Q4 on, providing a positive enable input to gates Z22-C and Z27-D to initiate a mark-hold condition at the Demodulator output.

The operation of the space mark-hold circuit is identical with the exception that Z30 is connected to detect a negative signal condition at the output of the space DTC circuit.

4.2.1.7 SQUARING AMPLIFIER CIRCUITS. The Squaring Amplifier circuits (Figure 6-1, Sheet 2) consist of isolation amplifier Z24; operational amplifier Z23; JFET switch transistors Q8 and Q6; switch transistors Q7 and Q5; and gates Z17-C, Z17-D, Z22-A and Z27-A.

JFET switch transistors Q8 (mark channel) and Q6 (space channel) are controlled by the SPACE MODE switch input at pin J12-21 and the MARK MODE switch input at pin J12-20, respectively. The MARK input is associated with the MARK pushbutton switch on the front panel. When the MARK pushbutton switch is depressed, a LL0 is applied to the base of switch Q5, turning JFET Q6 and Q4 off. This prevents application of space signals to the operational amplifier and inhibits operation of the continuous-level input detection portion of the mark DTC circuit as described in Paragraph 4.2.1.5.2. Likewise, depressing the space pushbutton turns off JFET Q8 and Q3 interrupting the mark signal and affecting space DTC operation.

The amplifiers accept the combined analog mark-space signals from the DTC circuits and output a digital signal suitable for driving gates Z17-C and Z27-A. The output of Z23 can go above LL1. Resistor R75 is used to limit the current into the gates. These gates are also controlled by the DEMOD SENSE pushbutton switch on the front panel through pin J12-16. In one position, the supply voltage through R72 enables Z17-C when Z23 outputs a LL1 level. In the other position, a LL0 is applied through pin J12-16, enabling Z27-A only when Z23 outputs a LL0 level. The DEMOD SENSE pushbutton switch permits selection of the proper mark-space relationship at the Demodulator output. When the mark-space polarities are normal the output of Z23 will be in the LL1 state. For mark, gate Z22-A is enabled by the LL0 output of Z17-C in normal operation, and the LL0 output of Z17-D when the DEMOD SENSE pushbutton switch is depressed. Gate Z27-B is gated by mark polarity signals from Z22-A, or by the STBY or AMH1 pushbutton switch producing a LL1 state at Z22-B.

4.2.1.8 ±KEYER, EIA RS-232-C, AND MIL-STD-188C DRIVER CIRCUITS. The output driver circuits (Figure 6-1, Sheet 2) consist of inverter Z26-A; mark and space delay circuits comprised of Z26-B,

Z26-C, Z26-D, Z26-E, Z21-A, Z21-B, Z21-C, and Z21-D; MIL-STD-188C driver Z20; and EIA driver Z25.

The LL0 mark output from Z27-B is applied to MIL-STD-188C driver Z20. Zener diodes CR24 and CR25 limit the output to a +6.2V mark, and a -6.2V space output.

Mark outputs from Z27-B are inverted in Z26-A to LL1 mark signals to drive EIA driver Z25. The EIA driver supplies a positive space and a negative mark EIA RS-232-C output.

In the space output condition of Z27-B, a LL1 level is applied to the space delay circuit comprised of Z26-B, Z26-C, Z21-A and Z21-B, and a LL0 level is applied to the mark delay circuit comprised of Z26-D, Z26-E, Z21-C and Z21-D. The mark delay circuit prevents activation of the mark keyer for 80 μ sec to allow the space keyer to deactivate. Likewise, the space delay circuit delays activation of the space keyer. The delay circuits are required in the polar keying application to prevent simultaneous turn-on of the mark and space keyers. The remainder of the high level keyer circuit is contained on the Power supply board and is described in the following section.

4.2.1.9 HIGH LEVEL KEYER CIRCUIT. The high level keyer circuit is comprised of switch transistors Q1 and Q2 (Figure 6-5), two identical \pm high level keyer circuits contained on board assemblies C3240 and additional discrete circuit elements. The LL1 level from the mark delay circuit just described provides a positive turn-on voltage to the base of Q2, turning on the mark keyer. In a similar manner, the LL1 level from the space delay circuit is applied to the base of Q1, turning on the space keyer.

Only one of the high level keyer modules is required for neutral loop signaling. The keyer module is installed in the MARK KEYER position for neutral loops. The second keyer is installed in the SPACE KEYER position for polar loops. The mounting holes and mating pins are patterned to prevent incorrect mounting of the keyers. Zener diode CR5 on the Power Supply board prevents the breakdown of Q1 and Q2.

4.2.1.10 METER CIRCUITS. The Demodulator meter circuits (Figure 6-1, Sheet 1) consist of operational amplifiers Z8, Z9, and Z16 and pushbutton switches S8 through S11.

The meter circuits provide four switch selectable functions labeled: LOOP, LEVEL, ++, and +-. When the LOOP pushbutton switch is depressed, the meter is connected across the output loop circuit through resistors R2 and R3. This permits monitoring of the Tone Keyer output loop current.

When the LEVEL pushbutton switch is depressed, the negative terminal of the meter is grounded and the positive terminal is connected to the output of meter amplifier Z16. The audio input

tone is rectified by Z16, CR14 and CR15. Meter deflection is dependent on the amplitude of the input tone and the setting of potentiometer R47. The potentiometer is provided to calibrate the meter for a 0 dbm level.

When the ++ pushbutton switch is depressed, the negative terminal of the meter is grounded and the positive terminal is connected to meter amplifier Z8 which inverts the output of the mark detector Z12 and sums it with the output of space detector Z14. The amplifier output provides a dc voltage which varies in amplitude with input signal strength. Depressing this switch gives a relative signal strength indication on the meter to aid in receiver tuning. Meter deflection is to the right of the center scale position.

When the +- pushbutton switch is depressed, the negative terminal of the meter is grounded and the positive terminal is connected to the output of meter amplifier Z9 which sums the primary channel mark and space detectors Z12 and Z14, respectively. This provides a center scale meter reading to show proper noise balance in the mark and space channels. The meter deflects on either side of the center scale position for mark and space inputs.

4.2.1.11 PSEUDO GROUND REGULATOR CIRCUIT. The Regulator circuit (Figure 6-1, Sheet 1) consists of transistors Q9 and Q10, and operational amplifier Z28.

The +24V output of the Power Supply board connects to J12 pin 10. A voltage, equal to one-half the input voltage is present at the junction to the non-inverting input of Z28. Z28 and transistors Q9 and Q10 are connected as a voltage follower with the transistors increasing the current output capability. This establishes a floating ground level for the demodulator circuits at J14 pin 10, which is half of the regulated power supply voltage.

4.2.2 TONE KEYER

The Tone Keyer circuits are divided into the following circuit groups: Refer to Figure 6-6.

1. Input Circuits
2. Mark/Space Oscillator Gating Circuits
3. Divider Circuits
4. Digital To Sine Wave Converter Circuits
5. Output Circuits

4.2.2.1 INPUT CIRCUITS. The input isolation circuits consist of transistor switch Q1, photo-isolator Z1, and threshold detector Z2.

The input isolation circuit accepts standard 20/60 ma, 130 vdc. neutral or polar loop connections through board pins J20-2 and J20-3. In neutral keying operations, a jumper inserts resistor R1 or R2 in the base circuit of Q1 to provide selection of either 10 ma or 30 ma switching threshold for neutral loop inputs. In polar or EIA operation, the jumpers are removed from the input circuit. R3 is a series resistor used in monitoring the keyer loop current through R4.

Input mark current switches Q1 on applying a forward bias across the isolator diode Z1. This generates a positive level at the photo-isolator output which will switch threshold detector Z2 to a LL0 mark output condition. During space inputs, the photo-isolator output is negative, switching Z2 to a LL1 output condition.

In EIA operation, the high level input circuits may be used (Q1-Z1) or data may be applied to board pin J23-1. Negative polarity EIA mark inputs switch Z2 to a LL1 mark output condition.

The two jumpers marked MIL JUMPER and HALF DUPLEX JUMPER are included for half duplex operation. Feedback can occur if the Tone Keyer input and the Demodulator output devices share the same loop. The Tone Keyer must remain in mark while the Demodulator is receiving data or the received data will be retransmitted.

This is caused by the Demodulator loop also keying the Tone Keyer loop input. The HALF DUPLEX jumper must be installed when operating in this mode. This forces the Keyer loop to be locked in a mark state as the Demodulator loop changes state.

The MIL jumper is included to control the sense of the data input so that mark is a logic level zero at Z4-A pin 1. Thus, this jumper is used when a detected loop current corresponds to the mark state.

4.2.2.2 MARK-SPACE OSCILLATOR/GATING CIRCUITS. The Mark-Space Oscillator/Gating circuits consist of two identical oscillator circuits comprised of Y1-Q2-Q3, Y2-Q4-Q5; EXCLUSIVE OR gates Z3-A, Z3-C, Z3-D; NAND gates Z4-B, Z4-C; and other associated components.

Assume the mark oscillator will operate at a frequency of 1.9125 MHz which will develop a 2125 Hz mark tone frequency at the keyer output.


The Space oscillator comprised of crystal Y2, and transistors Q4-Q5 will operate at a frequency of 2.6775 MHz which will develop a 2975 Hz space tone at the keyer output..

KEYER SENSE switch S7 on the front panel provides either a LL0 or LL1 level to control EXCLUSIVE OR gate Z3-D. Depending on the position of S7, Z3-D will provide either inversion or a straight transfer of the threshold detector (Z2) output. Mark inputs gate Z3-D to a LL0 output state gating Z3-A high and enabling mark NAND gate Z4-C. This permits transfer of the mark oscillator signal through EXCLUSIVE OR gate Z3-C. Space inputs gate Z3-C to the LL1 output condition gating the space oscillator frequency through space NAND gate Z4-B and Z3-C.

4.2.2.3 DIVIDER CIRCUITS. The Divider circuit is comprised of flip-flops Z7-A, Z8-A, Z8-B, Z16; counters Z9, Z10; and gates Z15-A, Z15-C.

Flip-flops, Z7-A, Z8-A and Z8-B divide the gated mark or space oscillator frequency by a factor of five. Counter Z9 is driven by the divide-by-five output to provide a divide-by-50 clock to register Z13 and the divide-by-18 circuit comprised of Z10 and flip-flop Z16. This provides a final divide-by-900 data input to register Z13. The data input pulse rate for the example is 2125 Hz for mark ($1.9125 \text{ MHz} \div 900 = 2125 \text{ Hz}$) and 2975 Hz for space ($2.6775 \text{ MHz} \div 900 = 2975 \text{ Hz}$).

A special jumper is utilized to lower the division factor during operations above 3500 Hz. This jumper designated B lowers the division factor from $\div 900$ to $\div 180$ as shown below.



Crystal frequency should be Division Factor X Tone Frequency.

4.2.2.4 DIGITAL TO SINE WAVE CONVERTER CIRCUITS. The converter is comprised of serial-to-parallel register Z13, control gates Z12 and Z14, and precision voltage divider resistors R42 through R50.

The timing diagram illustrated in Figure 4-3 shows the conversion of the digital input to a near sinusoidal output waveform. It should be noted that each voltage step is not equal as shown in the illustration but varies depending on the point where it occurs in the sine wave. For example, the voltage change at the positive and negative transition points must change at a more rapid rate than changes in voltage at the positive and negative peaks of the waveform. Voltage divider resistors R43 through R50 are selected and form the output sine wave as described in the following paragraph.




Figure 4-3. Digital To Sine Wave Converter Waveform Drawing
A0449

Each positive transition of the register clock loads the serial input of the register depending on the logical state of the input. In the timing diagram shown in Figure 4-3, at time T1 all of the register stages are empty and the control gates at the parallel outputs of the register are open. This time is represented by the negative peak of the output waveform taken at the junction of R42 and R48. The next nine positive transitions of the clock input will load the LL1 level at the data input, loading the register. At this time (T2) the control gates at the register outputs are gated on placing output resistors R43 through R50 in parallel. In this condition, the majority of the supply voltage is developed across R42 and the positive peak of the output sine wave is generated. On the tenth positive clock transition the low portion of the divide-by-900 divider output will begin to empty the register forming the second half of the output cycle.

4.2.2.5 OUTPUT CIRCUIT. The output circuit is comprised of amplifier Z11, keyer gain potentiometer R1 on the rear apron, active output 3-pole low pass filter Z5, and isolation transformer T1.

Outputs from the digital to sine wave converter are applied to the inverting input of Z11. Amplifier gain is variable as set by Keyer Gain potentiometer R1 on the rear apron. The potentiometer varies the feedback loop resistance and is in parallel with C12.

Active low pass filter Z5 provides rejection of the remaining high frequency components existing above the mark and space tone frequencies. The network comprised of resistors R19 through R24 capacitors C1, C2, C3; and the jumper eyelet positions designated 1, 2, and 3 set filter characteristics.

The tone output of the low pass filter is applied to the primary of T1 and amplifier Z6 for the front panel meter. The secondary of T1 provides a balanced 600 Ω output. These outputs connect to the keyer output at TB1 pins 9 and 10.

4.2.3 POWER SUPPLIES

4.2.3.1 AC POWER SUPPLY. The AC power supply circuits consist of power transformer T1, full-wave rectifier CR1 through CR4, preregulator Q3, series regulators Q5 and Q6, precision voltage regulator Z1, and voltage follower Z2, Q4. These circuits are contained on PC board assembly D2962 and are schematically illustrated in Figure 6-5. The circuitry in Figure 6-5 pertaining to the high level keyer is explained in Paragraph 4.2.1.9.

The power supply will operate from either a 115 vac or 230 vac power source. AC input switch S1, located on the power supply

board must be placed in the appropriate position. S1 also controls the ac input voltage to the loop power supply thru connector J3.

The ac output of transformer T1 is rectified by CR1 thru CR4 and filtered thru RC filter R10, C1, and C2. The supply voltage to Z1 is preregulated to approximately 36 vdc by zener diode CR6 and transistor Q3. Precision voltage regulator Z1 is a temperature compensated device and is controlled by feedback from potentiometer R1. A regulated +24 vdc ± 1 vdc is provided at board J5 pin 1 thru series regulators Q5 and Q6, and current limiting resistor R11. The voltage at J5 pin 1 can be adjusted by potentiometer R1. A regulated +14.5 vdc (+.5, -1 vdc) set by voltage divider R6 and R7, is provided thru voltage follower Z2 and Q4 to board pin J5-2.

The +24 vdc and +14.5 vdc are referenced to -V. Using this method the potentials +24 and -V float an equal amount from ground (i.e., +24 V is +12V from ground and -V is -12V from ground). Since +14.5V (VDD) is also referenced to -V, it will rest at approximately +2.5 volts from ground. The voltages ± 12 V from ground are used for all operational amplifier IC's and the voltages -12 and +2.5V from ground supply a total of 14.5 vdc to the CMOS digital logic.

4.2.3.2 OPTIONAL LOOP POWER SUPPLY. Additional space is provided for an optional loop power supply board. The polar loop supply can be ordered in any one of the following configurations:

100 ma/ ± 48 vdc
100 ma/ ± 64 vdc
40 ma/ ± 80 vdc



Currents are maximum values and must be limited by an external resistor.

The loop supply is schematically illustrated in Figure 6-7. Physical location is shown on the Model 1273 assembly drawing, Figure 7-1.

The polar loop power supply consists of T1, full-wave bridge rectifier CR1 thru CR4, negative voltage filter section C1-R1, and positive voltage filter section C2-R2. Each section furnishes the nominal voltages and current listed. T1 will operate from either a 115 or 230 vac power source, controlled by AC input switch S1, located on power supply board assembly D2962.

SECTION V

MAINTENANCE

PART I. GENERAL MAINTENANCE AND PERFORMANCE CHECKS

5.1 GENERAL

The Model 1273 FSK Keyer Demodulator is a solid-state device designed to operate over extended periods of time with little or no routine maintenance. Should trouble occur, the information contained in this section will be helpful to a qualified maintenance technician. The technician should be thoroughly familiar with analog and digital integrated circuits and have a good understanding of the circuit theory and operating procedures before attempting any troubleshooting.

A discussion of the circuit theory is contained in Section IV. Schematic diagrams are contained in Section VI, and part location drawings in Section VII.

WARNING

The AC input circuit of this unit contains voltages which are hazardous to life. Exercise caution when working in the unit with protective covers removed.

5.2 PREVENTIVE MAINTENANCE

Since the Model 1273 is a solid-state low-power device, preventive maintenance is not recommended except during corrective maintenance. However, in locations with extreme environmental conditions, such as sand, dust, and/or large variations in humidity the unit may require periodic cleaning. Use a soft cloth or a medium bristle brush to clean the interior of the unit.

CAUTION

Do not use harsh cleaning solvents on painted surfaces.

5.3 CORRECTIVE MAINTENANCE

It is recommended that a complete visual inspection of the unit be made for indications of mechanical or electrical defects if

the unit is inoperative. Components showing signs of deterioration should be checked, and a thorough investigation of associated circuitry should be made to verify correct operation. Damage to parts due to heat is often the result of less obvious troubles in the circuit. It is essential that the cause of overheating be determined before replacing the damaged component. Mechanical parts such as switches and plug-in connectors should be checked for excessive wear, looseness, misalignment, corrosion, and other signs of deterioration.

If the technician thoroughly understands the operation of the Model 1273, malfunctions in its operation should be readily apparent by monitoring the input versus output signals and by observing the meter indications. For specific troubleshooting procedures reference Part II of this section.

5.3.1 REQUIRED TEST EQUIPMENT

The test equipment or its equivalent required to test and troubleshoot the Model 1273 is listed in Table 5-1.

Table 5-1. Required Test Equipment

EQUIPMENT	MANUFACTURER
Oscilloscope	Tektronix Model 422
Audio Generator	Hewlett-Packard Model 204C
Pulse Pattern Generator	Frederick Electronics Model 201
Decade Attenuator	Hewlett-Packard Model 350D
AC Vacuum Tube Voltmeter	Hewlett-Packard Model 400E
VOM	Triplet Model 630
Electronic Counter	Hewlett-Packard Model 5302A
FSK Signal Generator	FEC Model 1215A Tone Keyer
Digital Distortion Analyzer	Digitech Model 2683-01
Message Generator	Frederick Electronics Model 1306A

5.3.2 TROUBLESHOOTING

Troubleshooting procedures outlined in this paragraph may be utilized by a qualified technician to isolate a trouble to a specific circuit. When a trouble has been isolated to a specific circuit, a defective integrated circuit or component can normally be located using the detailed circuit description in Section IV.

After the top cover has been removed and a visual inspection has been made, measure the power supply voltages with reference to

NO1318, J5 pin 5. With a nominal input voltage of 115 vac or 230 vac, the dc voltages should be as follows:

POINT	VOLTAGE
NO1318, J5 pin 1	+24V \pm 1V
NO1318, J5 pin 2	+14.5V +.5V, -1V

CAUTION

Do not connect pins of J5 to the chassis or any other ground.

If the power supply is functioning properly and the visual inspection reveals no obvious trouble, then the logic or control circuits of the unit should be suspected.

After a trouble has been isolated to a defective component, circuits associated with that component should be checked to ensure that they did not cause the problem, or have not been damaged by the malfunction.

5.4 PERFORMANCE CHECKS

The following performance checks and adjustments may be required when the Model 1273 is initially installed. No subsequent adjustments should be required unless deemed necessary during troubleshooting procedures.

5.4.1 MARK/SPACE BANDPASS FILTER BANDWIDTH CHECK

The operating baud rate, center frequency, and bandwidth of the bandpass filters are determined by the dash number designated NO1158-() stencilled on the filter printed circuit card. Refer to the chart accompanying the schematic diagram.

Proceed as follows:

1. Set up the equipment as shown in Figure 5-1, with the signal generator connected to pins 12 and 13 of TB1 and the VTVM connected as shown by the dotted line.
2. Tune the signal generator to the mark tone center frequency at a 0 dbm output level.
3. Reconnect the VTVM between pins 2 and 10 of connector J17 and note the reading.




Figure 5-1. Test Setup, Mark/Space Bandpass Filter Operational Check

4. Increase the signal generator frequency to obtain a 3 db drop in the VTVM reading noted in Step 3. Check the frequency reading on the counter.
5. Decrease the signal generator frequency below the tone center frequency to obtain a 3 db drop in the reading noted in Step 3. Check the frequency reading on the counter.

NOTE

The filters bandwidth is correct when the two 3 db points are symmetrical with respect to the center frequency, within $\pm 10\%$ of the bandwidth. If the filter does not meet the above requirements, perform the alignment steps outlined in Paragraph 5.5.7.

6. Repeat Steps 1 thru 5 for the space bandpass filter, reconnecting the VTVM to pins 5 and 10 of J17.

5.4.2 TONE KEYER OUTPUT FREQUENCY CHECK

Proceed as follows:

1. Connect the frequency counter to TB1 pins 9 and 10.
2. Note the reading on the frequency counter. The reading should be the desired mark or space tone frequency.
3. Reverse the KEYER SENSE switch position.
4. Note the reading on the frequency counter. The reading should be the opposite tone frequency.

5.5 ALIGNMENT AND ADJUSTMENT PROCEDURES

5.5.1 POWER SUPPLY ADJUSTMENT

Proceed as follows:

1. Connect the positive voltmeter probe to J5 pin 1 on NO1318. Connect the negative probe to J5 pin 5.
2. Adjust potentiometer R1 on the power supply for a +24 vdc ± 1 vdc reading on the voltmeter.
3. Connect the positive voltmeter probe to J5 pin 2. Check that this voltage is +14.5 vdc $\pm .5$, -1 vdc.

5.5.2 METER AMPLIFIER ADJUSTMENT

Proceed as follows:

1. Set up the equipment as shown in Figure 5-1, with the signal generator connected to pins 12 and 13 of TB1 and the VTVM connected as shown by the dotted line.
2. Depress DEMOD LEVEL pushbutton switch.
3. Tune the signal generator for the in-use mark tone center frequency at a 0 db output level. Check that the eyelet position designated "1" on the Demodulator board has a jumper installed to set the input impedance to 600 ohms.
4. Adjust potentiometer R47 on the Demodulator board for a 0 dbm reading on the front panel meter.

5.5.3 FSK KEYER OUTPUT LEVEL ADJUSTMENT

1. Connect the AC VTVM to TB1 pins 9 and 10. Actuate the Keyer LEVEL front panel switch.
2. Adjust KEYER TONE LEVEL potentiometer R1 on the rear apron for a 0 dbm reading on the AC VTVM. Adjust R14 on the Tone Keyer board until the front panel meter indicates 0 dbm.

5.5.4 MARK CHANNEL GAIN ADJUSTMENT

Check that filters are properly tuned before proceeding further.

Proceed as follows:

1. Set up the equipment as shown in Figure 5-1, with the signal generator connected to pins 12 and 13 of TB1 and the VTVM connected as shown by the dotted line (the LIMIT MODE push-button should be in the out position).

2. Apply a space tone at a level of -10 dbm.
3. Reconnect the VTVM between pins 4 and 10 of J17; measure and note the space filter output level.
4. Reconnect the VTVM as indicated by the dotted line in Figure 5-1 and set the signal generator to produce a mark tone at a level of -10 dbm.
5. Reconnect the VTVM between pins 1 and 10 of J17 and measure the mark filter output level.
6. If necessary, adjust the Level potentiometer R29 on the Demodulator board for the same level as noted in Step 3.

5.5.5 MARK AND SPACE RECTIFIER OFFSET

Proceed as follows:

1. Disconnect connector J13 from the Demodulator board.
2. Connect oscilloscope probe to pin 1 of J17 (select its most sensitive input) and oscilloscope ground to pin 10 of J17.
3. Adjust mark RECT OFFSET potentiometer R36 for zero-volt dc.
4. Reconnect oscilloscope probe to pin 4 of J17.
5. Adjust space RECT OFFSET potentiometer R45 for zero-volt dc.
6. Reconnect J13.

5.5.6 MARK AND SPACE DTC OFFSET

Proceed as follows:

1. Connect the output of the message generator to the data input of the tone keyer.
2. Connect the FSK output of the tone keyer as illustrated in Figure 5-2, with the FSK signal connected to pins 12 and 13 of TB1.
3. Make certain that the message generator and tone keyer are set at the proper baud rate and mark and space frequencies.
4. Connect distortion analyzer between pin 7 and pin 10 (ground) of J17.
5. Set message generator for steady mark output.

6. Set the attenuator to zero and ensure that the input to the 1273 is 0 dbm; adjust the output level of the tone keyer, if necessary, to obtain 0 dbm.
7. Set the message generator to produce a reversals output.
8. Adjust attenuator to obtain a -30 dbm input to the 1273 unit.
9. Set distortion analyzer for polar input, bias distortion, filter control -- OUT, and for operation at appropriate baud rate (all equipment should be operating at the same baud rate).
10. Depress the front panel SPACE MODE pushbutton.
11. Adjust SPACE DTC OFFSET potentiometer R83 for the lowest distortion indication on the distortion analyzer.
12. Release SPACE MODE pushbutton and depress MARK MODE pushbutton.
13. Adjust MARK DTC OFFSET potentiometer R86 for the lowest distortion indication on the distortion analyzer.




Figure 5-2. Test Setup, Mark/Space DTC Offset Adjustment

5.5.7 MARK AND SPACE BANDPASS FILTER ALIGNMENT

The mark and space bandpass filters are tuned at the factory for optimum operation. Prior to following alignment steps, insure that the filters are defective or misaligned by performing the checks outlined in Paragraph 5.4.1.

The alignment steps listed below apply to the Mark and Space bandpass filters located on the Demodulator board. Refer to Table 5-2 for the applicable test equipment input/output connections.

Table 5-2. Input/Output Connections For Bandpass Filter Alignment

FILTER UNDER TEST	SIGNAL GENERATOR CONNECTION	VTVM CONNECTION
Mark BP Filter	TB1 Pins 12 & 13	J17 Pin 2
Space BP Filter	TB1 Pins 12 & 13	J17 Pin 5

Proceed as follows:

1. Set up the equipment as shown in Figure 5-1.
2. Locate the eyelets marked "1" and "2" on the bandpass filter board. If jumpers are installed, unsolder one end of each eyelet jumper and remove from eyelet hole.
3. Tune the signal generator to the in-use mark or space tone center frequency at a -20 dbm output level.
4. Adjust potentiometers R4, R10, R19, R25, and R31 for a maximum indication on the VTVM.
5. Resolder jumper wires across eyelets "1" and "2", if originally installed.
6. Repeat the bandpass filter performance checks as outlined in Paragraph 5.4.1.

NOTE

If any filter fails the performance checks after alignment has been performed, return the defective filter to FEC.

PART II. TROUBLESHOOTING PROCEDURES

5.6 GENERAL

This section contains instructions for fault isolation to the active component in an inoperational Model 1273 FSK Keyer/Demodulator.

Paragraph 5.7 determines initial tests to determine the nature of a malfunction. Paragraph 5.8 lists steps in isolating the functional circuit in which the failure has occurred. Troubleshooting procedures are provided in Paragraphs 5.9 through 5.17 for the demodulator board, Paragraph 5.18 for the power supply and Paragraphs 5.19 through 5.23 for the tone keyer. Also included with these procedures are portions of the schematic diagrams contained in Section VI.

To gain access to the Model 1273, circuit boards, remove the screws securing the top panel.

5.7 DETERMINING NATURE OF MALFUNCTION

The Model 1273 consists of 3 main circuit boards. In Paragraph 5.8, step 1 refers to the power supply board, step 2 to the tone keyer and step 3 to the demodulator board. If the nature of the malfunction is not known proceed to the next paragraph.

With the unit plugged in, power on, and no input signal, monitor the tone output with an oscilloscope and depress the keyer sense switch. A tone frequency signal should be viewed which changes frequency as the sense switch is changed. If not refer to Paragraph 5.8, step 1 to be sure the keyer has power. Then proceed to Paragraph 5.8, step 2 to check the tone keyer.

Connect the tone output to the demodulator input on the rear panel. Monitor the demodulator output. Change the sense switch on the front panel. If the demodulator output does not change, refer to Paragraph 5.8, step 3 for demodulator repair. If the output changes but the unit is not functional refer to Section 5.5 for adjustment and alignment.

5.8 ISOLATING THE AREA OF A MALFUNCTION

1. Power Supply

Measure the DC voltage across pins 1 (+) and 5 (-) of J5. If approximately 24V is not obtained refer to Paragraph 5.18. If the voltage is present and correct, proceed to steps 2 and 3.

2. Tone Keyer

If there is no output from the tone keyer, first check the power supply.

If power is properly supplied to the board, monitor pin 10 of Z3. (Connect the oscilloscope between pin 10 and ground.) Oscillations should appear at one of the crystal frequencies. Changing the sense switch should change frequency. If this does not occur refer to Paragraph 5.9.

Monitor pin 1 of Z16 with the oscilloscope. If logic level changes are not present refer to Paragraph 5.10.


Monitor TP2. If a single similar to Figure 4-3 is not present refer to Paragraphs 5.11 and 5.12.

Monitor TP1. If a sine wave is not present refer to Paragraph 5.12. If no malfunction can be detected refer to step 3.

3. Demodulator

- a. Connect a tone keyed signal to the demodulator input on the rear panel. This may come from the tone output if it has been checked or an FEC Model 1215A or equivalent tone keyer. Monitor pin 6 of Z7. If tone signals are not present refer to Paragraph 5.17 to be sure power is available, then continue with Paragraph 5.9.
- b. Monitor J14 pins 1 and 4. A signal should be present at pin 1 when there is a mark input and at pin 4 for a space input. If not refer to Paragraph 5.10 and 5.11.
- c. Monitor TP2 and TP1. If mark signal is not detected at TP2 and space at TP1 when they are input refer to Paragraphs 5.12 and 5.13.
- d. Monitor TP3; if mark and space inputs are not distinct DC levels refer to Paragraph 5.14.
- e. If all checks to this point pass but there is no output refer to Paragraph 5.15.



5.9 INPUT CIRCUIT (DEMODULATOR)



1. Ensure that jumper 1 is installed or removed for correct input impedance.
2. Connect a tone keyer output to the DEMOD input on the rear panel. The tone keyer output from the Model 1273 can be used. Check that tone frequency input appears across points 1 and 3 of T1. Monitor point 5 of T1. (Connect the oscilloscope between point 5 and ground.) If no signal appears replace T1.


3. Monitor pin 6 of Z2. If an amplified signal does not appear replace Z2.
4. Monitor pin 6 of Z6 and change the input from mark to space tone frequencies. If either one but not the other frequency is transmitted to pin 6, check capacitors C1 to C6 and the values of resistor networks Z1 and Z3. The proper resistor values are given in Figures 7-10 and 7-11. If no signal appears at pin 6 of Z6 ensure that Z1 and Z3 are properly inserted and check or replace Z4, Z5, and Z6.
5. Monitor pin 6 of Z7. If no signal appears with the limit switch on the front panel in the off position, check or replace Q1 and Q2. If the signal is not amplified when the limit switch is depressed, replace Z7.

5.10 MARK AND SPACE BANDPASS FILTERS




1. Monitor either side of C10. Set the input to mark tone frequency. Change the input to space and monitor either side of C12. If no signals or greatly attenuated signals appear, proceed to the mark/space filter bandwidth check in Paragraph 5.4.1.

5.11 MARK DETECTOR, SPACE DETECTOR, METER CIRCUITS




1. Monitor pin 6 of Z13. If no signal appears when the input is in mark, proceed to Paragraph 5.5.5 to check mark rectifier offset before checking or replacing Z12 and Z13. Monitor pin 6 of Z15 and repeat the same procedure with a space input, checking Z14 and Z15.
2. If the panel meter does not function check meter. If it is functional replace Z16.

5.12 DUAL LOW PASS FILTERS



1. Refer to Figure 6-4, Dual Low Pass Filter Schematic Diagram. Monitor either side of R20. If no signal appears when there is a mark input, replace Z1 on the Dual Low Pass filterboard.
2. Monitor either side of R17. If no signal appears when there is a space input replace Z2 of the Dual Low Pass filterboard.


5.13 DECISION THRESHOLD COMPUTER CIRCUITS



1. If mark and space signalling are not detected at TP2 or TP1 respectively, check or replace Z11, Z19, and Q4 for mark failure and Z10, Z18, and Q3 for space failure.


Refer to Paragraph 5.5.6 to correctly adjust Mark and Space DTC offset.

5.14 SQUARING AMPLIFIER CIRCUITS




1. Monitor TP3. If mark and space inputs are not distinct DC levels, check or replace Z24, Q8, and Q7.
2. Monitor pin 1 of Z27. If mark and space inputs are not represented by distinct TTL levels replace Z23.
3. Monitor pin 6 of Z27. Changes in state should occur as the input to the unit changes states and also as the DEMOD switch is pressed or released. If not, check or replace Z17, Z27, and Z22.

5.15 KEYER OUTPUTS



1. Ensure that pin 5 of Z27 has a LL0. If not, refer to Paragraph 5.16. Monitor pin 3 or 5 of Z26. If there is no change as the input is changed from mark to space, or when the DEMOD switch is changed, replace Z27.
2. Monitor pins 6 and 10 of Z26. If they do not change state as the input changes from mark to space check or replace Z21 and Z26.
3. Monitor pin 6 of Z20 for MIL 188 output or pin 6 of Z25 for EIA output. If either does not change as the input changes from mark to space, replace Z20 or Z25 respectively.

5.17 POWER INPUTS AND REGULATOR CIRCUIT




TP4 is at a floating ground potential for the board. There should be +12V between the + side of C21 and TP4 and also -12V between the -side of C22 and TP4. If not, check or replace Z28, Q9, and Q10.

5.18 POWER SUPPLY BOARD


1. Refer to the schematic in Figure 6-5. Ensure that S1 is set properly to either 115 or 230V. The voltage across the two green leads from T1 should be 38 vac RMS. If not, check T1 for opens and replace if defective.
2. Measure the DC voltage across C1. Approximately 45V should be present. If not, check or replace diodes CR1 to CR4.
3. Check for 24V across C3. If no voltage is present, check or replace Q6. If the voltage is less or varies with the load, check or replace Z1, Q3, and Q5.
4. Check V_{DD} voltage. If 14.5V is not present check or replace Q4 and Z2.

5.20 MARK/SPACE GATING CIRCUIT




1. Monitor TP3. (Connect an oscilloscope between TP3 and ground.) Oscillations should be seen at the Y1 crystal frequency. If not, check or replace Q3 and Q2. Move the oscilloscope lead to TP4; note oscillations at the Y2 frequency. If there is no signal, check or replace Q5 and Q4.
2. If there is no input to the back panel, monitor pin 11 of Z3. Reverse the sense switch. If no change occurs at pin 11 replace Z3. Monitor pin 3 of Z3 and again reverse the sense switch. If no change occurs at pin 3, replace Z3.
3. Monitor pin 10 of Z4. Reverse the sense switch. Oscillations should be seen in only one position of the sense switch, repeat this procedure for pin 4 of Z4. If either fails replace Z4.
4. Monitor pin 10 of Z3. Reversing the sense switch should change the output from Y1 to Y2 frequency oscillations. If not, replace Z3.

5.21 DIVIDER CIRCUITS



1. Monitor pin 3 of Z8. If there is no high frequency change return to Paragraph 5.20.
2. Monitor pin 1 of Z8. If high frequency logic level changes occur proceed to step 3, if not monitor pin 5 of Z8. If changes occur at pin 5 but not pin 1 replace Z8. If no changes occur at pin 5, monitor pin 2. If there are changes at pin 2 replace Z7, if not replace Z8.
3. Unless an external oscillator is used, be sure the jumper is in the A position. Monitor pin 14 of Z10. If there is no changing signal replace Z9. Monitor pin 3 of Z16. If there is no changing signal, check and replace Z10 or Z15.
4. Monitor pin 1 of Z16. If there is no output replace Z16.

5.22 DIGITAL TO SINE WAVE CONVERTER CIRCUIT



1. Ensure that changing inputs occur at pins 1 and 7 of Z13. If not, return to Paragraph 5.21.
2. With the oscilloscope set at approximately .1 ms/cm monitor pins 2, 3, 4, 5, 10, 11, 12, and 13 of Z13, one at a time. If each does not show a changing output replace Z13.
3. A similar output should appear at pins 2, 3, 9, and 10 of Z12 and pins 2, 3, 9, and 10 of Z14. If not, replace Z12 or Z14.

SECTION VI
SCHEMATIC DIAGRAMS




Figure 6-1. Primary Channel Demodulator Schematic Diagram
D3738A, Sheet 1





Figure 6-1. Primary Channel Demodulator Schematic Diagram
D3738A, Sheet 2



NOTES:

FOR JOB 4762 R1 24.9K FOR $Z \approx 20K$



FOR 100K INPUT IMPEDANCE OMIT R1

P.C.BOARD 964

P.C.BOARD ASSY. C2362

△ UPON CUSTOMER REQUIREMENT

Figure 6-2. High Impedance Input Schematic Diagram
C2361




NOTES:

1. PC BOARD REF N0158.
2. PC BOARD ASSY. D2818.
3. UNLESS OTHERWISE NOTED ALL RESISTORS ARE 1/4W 1%.
4. WHEN 741 IC IS USED, CAP LOCATED BETWEEN PINS 1 & 8 IS NOT REQUIRED.

Figure 6-3. Mark-Space Bandpass Filter Schematic Diagram
D2817A

	-1	-2	-3	-4	-5	-6
FREQ. (BAUD)	60/75	45/50	130	350	200	300
Z1, Z2	741	741	741	741	741	741
R1, 2, 3, 4, 5, R6	2K	3.01K	1K	2K	787 Ω	619 Ω
C3, C4	.22MFD	.22MFD	.22 μ f	.15 μ f	.22 μ f	.22 μ f
C5, C6	3.9MFD	3.9MFD	3.9 μ f	2.7 μ f	3.9 μ f	3.9 μ f
C1, C2	1.5MFD	1.5MFD	1.5 μ f	1.0 μ f	1.5 μ f	1.5 μ f
C7, C8	.02MFD	.02MFD	.02 μ f	.02 μ f	.02 μ f	.02 μ f



- NOTES
 1 P.C BOARD REF N01159
 2 P.C BOARD ASSY REF D2813
 3 ALL RESISTORS ARE 1/4W 1%
 4 WHEN Z1 & Z2 IS A 741 I.C., C9 & C10 IS NOT REQUIRED

Figure 6-4. Dual Low-Pass Filter Schematic Diagram
 D2814F






Figure 6-5. Power Supply Schematic Diagram
D2961C



NOTES - CONT.
 FOR OUTPUT FREQUENCIES FROM 3500Hz TO 4500Hz, C1 WILL BE 560pf, C2 WILL BE 3900pf, C3 WILL BE .014F

- NOTES -
1. P.C. BOARD REF: N01343.
 2. P.C. BOARD ASS'Y. REF: D3095.
 3. UNLESS OTHERWISE SPECIFIED RESISTORS ARE 1/4W, 10%
- CRYSTALS Y1, Y2 AND JUMPERS 1, 2 & 3 ARE PER CUSTOMER REQUIREMENTS.
 JUMPER INSTALLED IN "B" POSITION FOR FREQUENCIES GREATER THAN 3500 Hz. CRYSTAL FREQUENCY SHOULD NOW BE 180K TONE FREQUENCY.
 INSTALL R31, R37, C5 + C8 WHEN FREQ. OF Y1, +Y2 IS BELOW 1MHZ

Figure 6-6. Tone Keyer Schematic Diagram D3094C



NOTES:

1. REF. ASSY. C2324
2. ON - 3 ASSY. R1, R2 ARE 10K, 2W & C1, C2 ARE 300 MFD. 100 VOLT.
3. P.G. BOARD NO829

Figure 6-7. Optional Loop Power Supply Schematic Diagram
C2367C




Figure 6-8. Model 1273 Wiring Diagram
D3150D




Figure 6-9. Front Panel Switch Schematic Diagram D3096A

SECTION VII
PART REPLACEMENT DRAWINGS




Figure 7-1. Model 1273 Assembly
 D3162L

58	2	C3240	ASSY HI LEVEL KEYS	FEC	NO1452				
57	1	C1470	CHASSIS SLIDE	FEC					
56	2		SCREW, 4-40x5/16 LG BD HD	SST	404203				
55	2	C15263-42-2	SPEED NUT	TIMMERMAN	401170				
54	2	B1568	INSULATOR	FEC					
53	A/R		WIRE, 24 GA	ALPHA					
52	A/R		SHIELDED 3 COND 24 GA	DELCO					
51	A/R		SHIELDED 2 COND 24 GA	DELCO					
50	13	1560-TL8	PTN MALE	MOLEX	744400				
49	22	1561-TL8	PTN FEMALE		744410				
48	2	1625-GR1	CONNECTOR 6 PIN		246304				
47	1	1625-SR1	CONNECTOR 5 PIN		246301				
46	6	1625-JR1	CONNECTOR 3 PIN	MOLEX	246275				
45	4		WASHER NO 6 SPLIT LOCK	SS	404895				
44	4		SCREW, 6-32x3/8 FILLISTER	HD SST	404375				
43	2		SCREW, 4-40x3/8 OVAL HD	SST	404213				
42	2		SCREW, 4-40x5/16 BD HD	SST	404203				
41	1	WRLC4051C30C	POTENTIOMETER	AB	627406				
40	2	750	STANDOFF, INSULATED	WINCHESTER	683014				
39	7		SCREW NO 6 32x5/16 FL HD	UNDERCUT	SST	404368			
38	7	8020-632-67	SPEED NUT NO 6	TIMMERMAN	403180				
37	A/B	SS11	CABLE TIES	PANDUIT					
36	A/R		14 GAUGE COPPER WIRE	ALPHA					
35	1	C23248	ASSY, LDDP POWER SUPPLY	FEC					N0829A
34	2	C2434	ASSY HI LEVEL KEYS	FEC					N0982
33									
32	1	D3095	ASSY TONE KEYS	FEC					N01343
31	1	C2362	ASSY HI IMPEDANCE INPNT	FEC					N0954
30	8		SCREW, 6-32x1/4 LG BD HD	SS	404361				
29	31		WASHER NO 6 INT TOOTH	SS	404893				
28	27		SCREW NO 6 32x5/16 LG BD	HD SST	404369				
27	10		NUT HEX NO 4 40x1/4 SF	SST	403030				
26	8		WASHER NO 4 INT TOOTH		404878				
25	8		SCREW NO 4 40x1/2 LG BD HD	SST	404220				
24	4	1416-4	SOLDER LUG NO 4	SMITH	242754				
23	1	1416-6	SOLDER LUG NO 6	SMITH	242756				
22	1	5P-4	STRAIN RELIEF	HEYCO	688025				
21	1	M153665	RECEPTACLE	CIRCLE F	247025				
20	1	17237	LINE CORD	BELDEN	366050				
19	1	C2989-2	REAR COVER	FEC					
18	3	FLV-112	LED	FAIRCHILD	040027				
17	2	9050Z	CAPACITOR 005MF 1KV	CRL	021510				
16	12	801X5F102K	CAPACITOR 001MF 1KV	ERIE	021300				
15	2	312-100	FUSE 1-10 AMP	LITTLEFUSE	368050				
14	1	313-001	FUSE 1 AMP	LITTLEFUSE	368250				
13	3	342004	FUSEHOLDER	LITTLEFUSE	368425				
12	1	6-140-Y	BARRIER STRIP	C-J	100350				
11	1	6-140-Y	BARRIER STRIP	C-J	100300				
10				FEC					
9	1	D2813	ASSY, LOW PASS FILTER						N01159
8	2	D2818	ASSY, BAND PASS FILTER						N01158
7	1	D2962	ASSY, POWER SUPPLY						N01318
6	1	D3097	ASSY, SWITCH						N01344
5	1	D3735	ASSY, DEMODULATOR						N01483
4	2	B1132	HANDLES		409030				
3	1	C3091	COVER						
2	1	D3090	ENGRAVING, FRONT PANEL						
1	1	D3092	CHASSIS	FEC					
ITEM	QTY	PART NO	DESCRIPTION	MFG	MATL SPEC OR CAT PART NO	FINISH	FINISH SPEC	QTY SHW	

LIST OF MATERIAL

Figure 7-1. Parts List




Figure 7-2. Demodulator Board Subassembly D3739G

NOTES:

1. SCHEMATIC REFERENCE D3738.
2. UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 1/4W 1%.
3. WIRE MOLEX RECEPTACLE PIN FOR PIN WITH PC BOARD USING 1380TL PINS. PIN 15 WILL BE 1381TL AND REMAIN UNUSED.
4. UNLESS OTHERWISE SPECIFIED DRILL ALL HOLES NO. 55 (.052) DR. & INSTALL 46410 GRIPLETS.
 - b NO. 68 (.031) DR. FOR I.C.'S.
 - f NO. 55 (.052) DR. - 18 PLACES & INSTALL EYELETS.
 - f NO. 55 (.052) DR. - 22 PLACES & INSTALL MINI-INSERTS.
 - j NO. 52 (.063) DR. - 10 PLACES & INSTALL ITEM 58.
 - n NO. 43 (.089) DR. - 3 PLACES & INSTALL ITEM 59.
 - t NO. 30 (.128) DR. - 17 PLACES & INSTALL ITEM 68.
 - x NO. 11 (.191) DR. - 5 PLACES & INSTALL ITEM 56.
 - l NO. 49 (.073) DR. - 8 PLACES & INSTALL ITEM 55.

⚠ RESISTOR VALUES REQUIRED FOR DWG NO. ARE PROGRAMMED & WILL DEPEND ON CUSTOMER REQUIREMENTS.


⚠ ITEMS 69 & 71 USED IN ACCORDANCE WITH CUSTOMER REQUIREMENTS AND/OR SPECIFICATIONS.

ITEM	REQD	PART NO.	DESCRIPTION	MFR	CAT. NO.
71	1	D2813	LOW PASS FILTER	FEC	
70	1	D4029	PROGRAMMABLE RES. CHIP	FEC	
69	2	D2818	BAND PASS FILTER	FEC	
68	17	A919	EYELET	US	
67	18	S6064	EYELET	US	
66	A/R	46410	GRIPLET	BERG	
65	1	J1 375X0.250T22	JUMPER 1.375	SQ. EL.	366537
64	A/R	SST1	TIE WRAP	PANDUIT	
63	A/R		WIRE 24 GA. WHITE	ALPHA	
62	1	1381TL	TERMINAL (FEMALE)	MOLEX	744325
61	14	1380TL	TERMINAL (MALE)	MOLEX	744300

ITEM	REQD	PART NO.	DESCRIPTION	MAT'L OR MFR	MAT'L SPEC OR CAT. PART NO.
60	1	1375R	RECEPTACLE	MOLEX	246125
59	3	M93-102ET	STAKE-PIN (FEMALE)	B. CHAIN	744555
58	10	R62-3ET	STAKE-PIN (MALE)	B. CHAIN	744550
57	22	2-331272-1	MINI-INSERTS	AMP	247065
56	5	1246-12	STANDOFF	CTC	683182
55	1	PC-S0-21	TRANSFORMER	UTC	765033
54	5	2N5461	TRANSISTOR	MOT	080835
53	1	2N2905		MOT	080520
52	1	2N2219		MOT	080469
51	2	2N2907		MOT	080522
50	6	2N2222	TRANSISTOR	NAT	080467
49	2	583529-1	SOCKET	AMP	248106
48	1	CD4023A	INTEGRATED CIRCUIT	RCA	061220
47	2	CD4011A		RCA	061180
46	1	CD4009A		RCA	061170
45	1	CD4001A		RCA	061175
44	19	LM741CN		NAT	060140
43	4	LM301CN	INTEGRATED CIRCUIT	NAT	060080
42	4	MZ4625	DIODE	MOT	040661
41	23	1N914	DIODE	GE	040238
40	4	1N270	DIODE	TI	040044
39	1	RN6010RQF	RESISTOR 10Ω 1/4W 1%	CORNING	624005
38	2	150D156X9020B2	CAPACITOR 15MFD 20V	SPRAGUE	028572
37	1	5835Y5U203Z	02MFD 25V	ERIE	021580
36	2	2130GM050R105M	1MFD 50V	VARADYNE	029141
35	2	150D476X9006B2	47MFD 6V	SPRAGUE	028704
34	2	150D476X9020B2	47MFD 20V	SPRAGUE	028726
33	2	150D336X9020R2	33MFD 20V	SPRAGUE	028660
32	6	150D226X9015B2	22MFD 15V	SPRAGUE	028594
31	6	12FR333-1C12FR	.033MFD 100V	MIDWEC	029045
30					
29	4	DD150	15pF 1KV	CRL	021020
28	2	DD202	CAPACITOR .002MFD 1KV	CRL	021360
27	1	72PR1K	POTENTIOMETER 1K	BECKMAN	627134
26	4	72PR10K	POTENTIOMETER 10K	BECKMAN	627415
25	1	72PR5K	POTENTIOMETER 5K	BECKMAN	627325
24	8	RN5501003F	RESISTOR 100K 1/8W 1%	CORNING	625811
23	4	RN60D66R5F	66.5Ω 1/4W 1%		624043
22	2	RN5506042F	60.4K 1/8W 1%		625750
21	2	4022F	40 2K		625673
20	11	2002F	20K		625505
19	19	1002F	10K		625270
18	2	8661F	8 66K		625233
17	2	8251F	8.25K		625209
16	2	4751F	4.75K		624879
15	5	2001F	2K		624481
14	2	1501F	1.5K		624399
13	10	1001F	1K		624299
12	1	RN5506190F	619Ω 1/8W 1%	CORNING	624181
11	2	RC326F101K	100Ω 1W 10%	AB	606175
10	2	RC07GF242J	2.4K 1/4W 5%	AB	601336
9	1	RN60D2551F	2.55K 1/4W 1%	CORNING	624580
8	2	RC07GF391K	390Ω 1/4W 10%	AB	602312
7	6	105K	1 MEG.		602792
6	13	473K	47K		602636
5	1	223K	22K		602588
4	12	103K	10K		602540
3	4	102K	1K		602372
2	1	RC07GF470K	RESISTOR 47Ω 1/4W 10%	AB	602180
1	1	N01483	PC BOARD	FEC	

LIST OF MATERIAL

Figure 7-2. Parts List



- ▲ DRILL #30
- DRILL #43 FEMALE STAKE PIN M92-103
- ◎ DRILL #55 EYELET S6064
- DRILL #52 MALE STAKE PIN R62-3
- DRILL 11 STANDOFF I246-12
SCH. REF. C2361
- ▲ UPON CUSTOMER REQUIREMENT

ITEM	REQD	PART NO	DESCRIPTION	MATL OR MFR	MATL SPEC OR CAT. PART NO.	FINISH	FINISH SPEC	CKT SYM
19	2	4-40x1/4AF	NUT			SS		
18	2	#4	WASHER			SS		
17	2	4 40x1/4	SCREW			SS		
16	14	S6064	EYELET		STIMPSON			
15	2	I561	FEMALE PIN					
14	1	I560	MALE PIN					
13	1	I625-3RI	3 PIN MOLEX PLUG		MOLEX			
12	2		1.5K 1/4W 10% RESISTOR		AB			
11	4	I246-12	STANDOFF		CTS			
10	1	M92-103	FEMALE STAKE PIN		BEAD CHAIN			
9	2	R62-3	MALE STAKE PIN		BEAD CHAIN			
8	1	JF220Z5F	220PF 1KV DISC.		PMC			
7	1	DD302	.003MFD 1KV DISC.		CRL			
6	1	SN72709N	INTEGRATED CIRCUIT		TI			
5	1	TY26X	TRANSFORMER		TRIAD			
4	1		22.1K 1% 1/4W RESISTOR		CORNING			
3	1		24.9K					
2	1		3.16K					
1	1	N0964	P.C. BOARD		FEC			

Figure 7-3. High Impedance Input Board Subassembly
C2362

NOTES:

1. SCHEMATIC REFERENCE D2817
2. INSTALL STANDOFFS ON COMPONENT SIDE OF BOARD AND SOLDER ON TRACK SIDE ONLY.
3. 5G301AM AND LM748CN ARE INTERCHANGEABLE
4. DRILL & SHEARING INFORMATION CALLED OUT ON 3RD. SHEET OF N01158.
5. ALL STANDOFFS MUST BE SOLDERED SHUT ON TRACK SIDE OF BOARD.




Figure 7-4. Mark-Space Bandpass Filter Board Subassembly
D2818B


13	10	029045	CAP. .033uF. 100V. 5%	MIDNEC	12RF333-1G				
12	5	246321	BANANA PLUG	SMITH	192				
11	5	404861	WASHER NO.2 SPLIT LOCK	T&C					
10	5	683842	STANDOFF	CTC	2188-14				
9	2	247065	MINI INSERT	AMP	2331272-1				
8	1	627220	POTENTIOMETER 2K	BECKMAN	72XNR2K				
7	2	625270	RESISTOR 10K 1/4W 1%	CORNING	RN55D1002F				
6	5	602636	RESISTOR 47K 1/4W 10%	AB	RC07GF473K				
5	1	060140	INTEGRATED CIRCUIT	TI	LM741CN				
4	5	060080	INTEGRATED CIRCUIT	SIG.	SO301AN				
3	4	021580	CAPACITOR .02uF 25V	ERIE	5835SU203Z				
2	5	021010	CAPACITOR 10uF 1KV	CRL	DD-100				
1	1	N01158B	PC BOARD	FEC					
ITEM	REQD	PART NO	DESCRIPTION	MATL OR MFR	MATL SPEC OR CAT PART NO	FINISH	FINISH SPEC	CRT BYM	

LIST OF MATERIAL

Figure 7-4. Parts List

NOTES:


1. SCHEMATIC REF D2814
 2. UNLESS OTHERWISE NOTED DRILL MOUNTING HOLES NO.55 (.052) DIA. & INSTALL 46410 GRIPLETS
 - ▲ NO.68 (.031) DR. - AS REQUIRED FOR ITEM 11
 - NO.30 (.128) DR. - 7 PLACES FOR ITEM 2
- ▲ INSTALL ITEM 2 ON COMPONENT SIDE OF BOARD & MOUNT ITEMS 3 & 4 AS REQUIRED. ALSO SOLDER ITEM 2 TO BOARD



ITEM	REQD	PART NO	DESCRIPTION	MFG OR SPEC	MATL SPEC OR CAT PART NO
R1, 2, 3, 4, 5, 6	6	RN5506190F	RESISTOR 819Ω 1/4W 1%	CORNING	624181
		RN5507870F	RESISTOR 787Ω 1/4W 1%	CORNING	624332
		150D105X9015A2	CAPACITOR 1.5uF 15V	SPRAGUE	028176
		150D275X9035B2	CAPACITOR 2.7uF 35V	SPRAGUE	028374
		150D154X9035B2	CAPACITOR 1.5uF 35V	SPRAGUE	028044
		RN55D1001F	RESISTOR 1K 1/4W 1%	CORNING	624299
		RN55D3011F	RESISTOR 3.01K 1/4W 1%	CORNING	624613
Z1, 2	2	LM741CN	INTEGRATED CIRCUIT	NAT.	060140
		RN55D2001F	RESISTOR 2K 1/4W 1%	CORNING	624481
C3, 4	2	150D224X9015A2	CAPACITOR 22uF 15V	SPRAGUE	028066
C5, 6	2	150D395X9020B2	CAPACITOR 3.9uF 20V	SPRAGUE	028400
C1, 2	2	150D155X9035B2	CAPACITOR 1.5uF 35V	SPRAGUE	028264
C7, 8	2	5835Y5U203Z	CAPACITOR .02uF 25V	ERIE	021580
		46410	GRIPLET	BERG	
			WASHER NO.2 SPLIT LOCK	SST	404861
		192	BANANA PLUG	SMITH	246321
		20	STANDOFF	CTC	683842
		19	NO1159	FEC	
			P.C. BOARD	FEC	

ITEM	REQD	PART NO	DESCRIPTION	MFG OR SPEC	MATL SPEC OR CAT PART NO
R1, 2, 3, 4, 5, 6	6				
		C1, 2	2		
		C5, 6	2		
		C3, 4	2		
		R1, 2, 3, 4, 5, 6	6		
Z1, 2	2	Z1, 2	2		
		R1, 2, 3, 4, 5, 6	6		
C3, 4	2	C3, 4	2		
C5, 6	2	C5, 6	2		
C1, 2	2	C1, 2	2		
C7, 8	2	C7, 8	2		
		A/R	A/R		
		7	7		
		7	7		
		7	7		
		7	7		
		1	1		
200 BAUD		150 BAUD		130 BAUD	45/50 BAUD
-5		-4		-3	-2
					-1

Figure 7-5. Dual Low-Pass Filter Board Subassembly D2813E



NOTES:

1. REF. SCHEMATIC D3094
- ⚠ DRILL INTEGRATED CIRCUITS NO 68 (.031) DR.
- ⚠ DRILL NO.68 (.031) DR. INSTALL ANSLEY RIBBON CABLE
- ⚠ DRILL NO.55 (.052) DR. FOR GRIPLETS
- ⚠ DRILL NO.38 (.101) DR. CRYSTAL HOLDER & TRANSFORMER CLAMP
- ⚠ DRILL NO.52 (.063) DR. MALE STAKE PIN & TP'S
- ⚠ DRILL NO.43 (.089) DR. FEMALE STAKE PIN
- ⚠ DRILL NO.11 (.191) DR. STANDOFFS
- ⚠ JUMPERS SHOWN ARE FOR STANDARD BOARD
10. CRYSTALS AND JUMPERS ARE PER CUSTOMER SPECIFICATIONS.
(CRYSTAL FREQUENCY IS 900 TIMES OUTPUT TONE FREQUENCY.)

⚠ JUMPER TO BE INSTALLED IN "b" POSITION FOR FREQUENCIES GREATER THAN 3500HZ. CRYSTAL FREQUENCY SHOULD NOW BE 180X TONE FREQUENCY.

Y1 - MARK CRYSTAL IS 900 TIMES MARK TONE FREQUENCY FOR TONES LESS THAN 3500 Hz, 180 TIMES FOR MARK TONES GREATER THAN 3500 Hz.

Y2 - SPACE CRYSTAL IS 900 TIMES SPACE TONE FREQUENCY FOR TONES LESS THAN 3500 Hz, 180 TIMES FOR SPACE TONES GREATER THAN 3500 Hz.

IF MARK AND SPACE TONES FALL ON BOTH SIDES OF 3500 Hz, SEE ENGINEERING FOR ORDERING INFORMATION.

⚠ BELOW 1MHz ORDER "SL" CUT CRYSTAL, HC-6/U CASE, RESONANCE SERIES ± .01% TOL. AND INSTALL R31, R37, C5, AND C8.

⚠ CD4000 SERIES INTEGRATED CIRCUITS REQUIRE SPECIAL HANDLING. DO NOT REMOVE FROM SHIPPING CONTAINERS UNTIL INSTALLED IN BOARDS.

⚠ FOR OUTPUT FREQUENCIES FROM 3500 Hz TO 4500 Hz, USE ITEMS 57, 62 & 63.

⚠ ITEMS 31, 32 & 33 ARE STANDARD AND SHOULD BE INSTALLED UNLESS OTHERWISE SPECIFIED BY THE WORK AUTHORIZATION.

Figure 7-6. Tone Keyer Board Subassembly
D3095D

63	1	12FR103-1C	CAPACITOR .01uF	MIONE	029042				
62	1	12FR392-1C	CAPACITOR .0035uF	MIONE	029875				
61	1	D2400	1. FREQ. TOLERANCE ± .005% 2. CASE - HC-6/U	3. CUT AT 4. RESONANCE - SERIES 6.	5. MAX. Z - 500R 6. LOAD CAP. - 32pF				
60	1	D2400	1. FREQ. TOLERANCE ± .005% 2. CASE - HC-6/U	3. CUT AT 4. RESONANCE - SERIES 6.	5. MAX. Z - 500R 6. LOAD CAP. - 32pF				
59	A/R		WIRE JUMPER	ALPHA					
58	25	S6064	EYELETS	U.S.					
57	1	DM18561J	CAPACITOR 560uF	ELNENCO	028718				
56	1	10DF40152A	10 RIBBON CABLE	ANSLEY	360008				
55	4	M93-103ET	STAKE PTN, FEMALE	BEADCHAIN	744555				
54	9	M62-3ET	STAKE PTN, MALE	BEADCHAIN	744550				
53	3		NUT, HEX 2-56x3/16 AF	SS	403010				
52	3		WASHER, NO.2 SPLIT LOCK	SS	404861				
51	3		SCREW, 2-56x3/16 8D HD	SS	404010				
50	1	6010-16	CLAMP	AUGAT	184450				
49	6	1246-12	STANDOFF	CTC	683182				
48	1	I-DO-T122	TRANSFORMER	UTC	765009				
47	2	8000-AG3	SOCKET	AUGAT	305520				
46	4	2N2569A	TRANSISTOR	NAT	080470				
45	1	2N2907	TRANSISTOR	MOT	080522				
44	1	CO4020AE	INTEGRATED CIRCUIT	RCA	061240				
43	2	CD4018AE			061210				
42	2	CD4016AE			061195				
41	1	CD4015AE			061180				
40	3	CD4013AE			061185				
39	2	CD4011AE		RCA	061180				
38	1	M0C1003		MOT	060445				
37	4	LM741CN	INTEGRATED CIRCUIT	NATIONAL	060140				
36	1	1N4002	DIODE	MOT	040550				
35	4	1N914	DIODE	GE	040258				
34	4	1500226Y901	82 CAPACITOR 22MFD 15V	SPRAGUE	028584				
33	1	DM-19-562J	CAPACITOR 5600uF 500V	ELNENCO	028885				
32	1	DM-19-821J	820uF 500V	ELNENCO	028735				
31	1	1MD-1-153J	015MFD 100V	ELNENCO	024506				
30	1	JF82025F	820uF 1KV DISC	RMC	021270				
29	2	B01X5F102K	CAPACITOR .001uF 1KV	ERIE	021300				
28	2	RC07GF470K	RESISTOR 470 1/4W ±10%	AB	602636				
27	1	835X5V502Z	CAPACITOR .005MFD 100V DISC	ERIE	021480				
26	1	72PR5K	POTENTIOMETER 5K	BOURNS	627325				
25	1	RN60D5621F	RESISTOR 5.62K 1/4W ±1%	CORNING	625036				
24	1	3012F	30.1K		625620				
23	2	4992F	49.9K		625720				
22	1	4752F	47.5K		625702				
21	2	2672F	26.7K		625595				
20	2	1962F	19.6K		625487				
19	6	1822F	18.2K		625468				
18	2	1742F	17.4K		625450				
17	3	1002F	10K		625288				
16	1	RN60D1210F	RESISTOR 1210 1/4W ±1%	CORNING	624086				
15	1	RC20GF470K	RESISTOR 470 1/2W ±10%	AB	604175				
14	3	RC07GF475K	47K 1/4W ±10%		602636				
13	1	563K	56K		602648				
12	2	333K	33K		602612				
11	2	103K	10K		602540				
10	1	472K	4.7K		602492				
9	1	332K	3.3K		602468				
8	2	152K	1.5K		602396				
7	5	102K	1K		602372				
6									
5									
4									
3	1	680K	680		602204				
2	1	RC07GF220K	RESISTOR 220 1/4W ±10%	AB	602132				
1	1	N01343B	PC BOARD	FEC					
ITEM	REQD	PART NO	DESCRIPTION	MAKE OR MFR	MATL SPEC OR CUT PART NO.	FINISH	FINISH SPEC		

LIST OF MATERIAL

Figure 7-6. Parts List




Figure 7-7. Power Supply Board Subassembly
 D2962C


NOTES:

1. SCHEMATIC REF. D2961
2. UNLESS OTHERWISE NOTED DRILL ALL HOLES NO. 55 (.052) DR. & INSTALL 46410 GRIPLET INT. CIR.'S REQUIRE NO. 68 (.031) DR.
 - NO. 55 (.052) DR. - 5 PLACES FOR ITEM 37 AND 11 PLACES FOR ITEM 34
 - ▲ NO. 51 (.087) DR. - 8 PLACES FOR ITEM 32
 - NO. 43 (.089) DR. - 4 PLACES FOR ITEM 33
 - NO. 49 (.073) DR. - 6 PLACES FOR ITEM 25, 4 PLACES FOR ITEM 35 & 2 PLACES FOR ITEM 11
 - ▲ NO. 38 (.101) DR. - 4 PLACES FOR ITEMS 27 & 28
 - ④ NO. 30 (.128) DR. - 2 PLACES FOR ITEM 26 AND 8 PLACES FOR ITEM 36
 - NO. 11 (.191) DR. - 3 PLACES FOR ITEM 30 AND 4 PLACES FOR ITEM 31
- ▲ INSTALL ITEM 37 BEFORE ASSEMBLY.
INSTALL ITEMS 32 & 33 (STAKE PIN) BEFORE ITEMS 30 & 31 (STANDOFF)
- ▲ ITEMS 10, 11 AND 56 TO BE RAISED 1/8 ABOVE BOARD PRIOR TO SOLDERING.

60									
59									
58									
57									
56	1	RC32GF101K	RESISTOR 100H 1W 10%	AB	606175				
55	2		WASHER, NO. 6 FLATx1/64 THK.	SST	404891				
54	A/R		22 GA. WHT WIRE	ALPHA					
53	1	20985-65-1	TRANSISTOR INSULATOR	METAL CRAFT	080858				
52	2	10F223A1	CRKOE 2.2 MH	MILLER	760025				
51	1	1416-6	SOLDER LUG	SMITH	242756				
50	2	2155	FIBER WASHER	SMITH	404953				
49	2		NUT HEX 6-32x1/4 AF	SST	403035				
48	2		NUT HEX 4-40x1/4 AF		403030				
47	4		NUT HEX 2-56x3/16 AF		403010				
46	1		WASHER 6 SPLIT LOCK		404895				
45	2		4 SPLIT LOCK		404880				
44	2		4 FLAT x1/64 THK.		404876				
43	4		WASHER 2 SPLIT LOCK		404861				
42	1		SCREW 6-32x1/4 FH		404359				
41	2		6-32x1/2 BH		404385				
40	2		4-40x1 BH		404248				
39	4		SCREW 2-56x3/16 BH	SET	404010				
38	A/R	46410	GRIPLET	BERG					
37	5	2331272-1	MINI INSERT	AMP	247065				
36	8	A919	EYELET	STIMPSON					
35	4	2059	EYELET	STIMPSON					
34	11	S-6064	EYELET	US					
33	4	M93-102ET	STAKE PIN FEMALE	B CHAIN	744555				
32	8	R62-3ET	STAKE PIN MALE	B CHAIN	744550				
31	4	1246-11	STANDOFF	CTC	683168				
30	3	1246-9	STANDOFF	CTC	683140				
29	1	251-06-30-160	CONNECTOR	CINCH	241625				
28	1	6020-28A	CLAMP	AUGAT	184487				
27	1	6018-63A	CLAMP	AUGAT	184470				
26	1	1M2723	TRANSFORMER	TRANS. INC.	760223				
25	1	46206LFRS-64PC	PC SWITCH	SW/CR	SPECIAL 5/64" PG. TEAM 729100				
24	2	1N4753A	DIODE	MOT	040819				
23	4	1N4004	DIODE	MOT	040572				
22	1	5N72723	INT CIR	TI	060429				
21	1	LM741CN	INT CIR	NAT	060140				
20	1	2N3055	TRANSISTOR	RCA	080550				
19	1	2N2219A	TRANSISTOR	MOT	080469				
18	4	2N2222	TRANSISTOR	NAT	080467				
17	1	3902386050JH	CAPACITOR 2300MFD 50V	SPRAGUE	023590				
16	1	066HL561075B	500MFD 75V	SANGAMO	023464				
15	1	TE-1307	50MFD 50V	SPRAGUE	023345				
14	1	DD-501	500PF 1KV	CRL	021210				
13	1	835XSV0502Z	CAPACITOR .005MFD 100V	ERIE	021480				
12	1	72PR2K	POTENTIOMETER 2K	BECKMAN	527219				
11	1	RC32GF821K	RESISTOR 8200 1W 10%	AB	506375				
10	1	4557	180 5W 5%	DHWITE	622372				
9	1	RN60D1472F	14 7K 1/2W 1%	CORNING	624375				
8	2	RN60D1002F	10K 1/2W 1%	CORNING	625288				
7	1	RN60D4021F	4.02K 1/2W 1%	CORNING	624760				
6	2	RC07GF272K	2.7K 1/4W 10%	AB	602432				
5	2	102K	1K		602372				
4	1	2R7K	2.70		602012				
3	2	RC07GF222K	RESISTOR 2.2K 1/4W 10%	AB	602420				
2	1	C2951	HEAT SINK	FEC					
1	1	NO1318A	PC BOARD	FEC					
ITEM	REQ'D	PART NO.	DESCRIPTION	MFR. OR MFR.	MAT. SPEC. OR CAT. PART NO.	FINISH	FINISH SPEC.	CAT. NO.	


LIST OF MATERIAL

Figure 7-7. Parts List



28	1	1	1				WASHER, 6 INT TOOTH	SST	404893	
27	10	10	10	46410			GRIPLET	BERG		
26	2	2	2	275.125			FUSE PICO	LITTLEFUSE	368110	
25	1	1	1				SCREW 6-32x5/16 BH	SST	404369	
24	1	1	1	1246-15			STANDOFF	CTC	683224	
23	1	1	1	B2075			HOLD DOWN CLIP	FEC		
22	2			D66HL301T10			DB CAPACITOR 300MFD 100V	SANGAMO	023398	
21	2			RC42GF103K			RESISTOR 10K 2W ±10%	AB	608508	
20	1			TM-2178			TRANSFORMER	TI	765678	
19		1		TM-2179			TRANSFORMER	TI	765679	
18	A/R	A/R	A/R	SST1			CABLE TIE	PANDUIT		
17	2	2	2				NUT HEX 4-40x1/4 AF	SST	403030	
16	2	2	2				WASHER NO.4 INT TOOTH	PHOS.BRZ	404878	
15	2	2	2				WASHER NO.4 FLAT	BRASS	NI.P.	404876
14	2	2	2				SCREW 4-40x5/16 LG FL HD	SST	UNDERCUT	404202
13	1	1	1				SCREW 4-40x1" BD HD	SST	404246	
12	1	1	1				SCREW 4-40x1 3/8 LG FL HD	SST	404265	
11	1	1	1	8706			SPACER	SMITH	683890	
10	2	2	2	1300-10			STANDOFF	CTC	683462	
9	2	2	2	PN46N.062			FLUSH NUT	PMP	403575	
8	7	7	7	S6064			EYELET	US		
7	8	8	8	2059			EYELET	STIMPSON		
6		2	2	066HLS81T07			5B CAPACITOR 580MFD 75VDC	SANGAMO	023464	
5	4	4	4	1N4004			DIODE	MOT	040572	
4		2	2	RC42GF682K			RESISTOR 6.8K 2W 10%	AB	608585	
3			1	TM2856			TRANSFORMER	TRAN. INC.	766290	
2	1	1	1	C2368			CHASSIS	FEC		
1	1	1	1	NO829B			PC BOARD	FEC		
ITEM	REQ	REQ	REQ	PART NO			DESCRIPTION	MAT'L OR MFR	MAT'L SPEC OR CAT PART NO	FINISH
	-3	-2	-1							
							LIST OF MATERIAL			

Figure 7-8. Optional Loop Power Supply Board Subassembly C2324D



- NOTES:
- 1 REF SCHEMATIC D3096
 - △ DRILL 1/8 (.125) DR. TERMINAL
 - △ DRILL NO.60 (.040) DR. ANSLEY RIBBON CABLE
 - △ DRILL NO.11 (.191) DR. STANDOFF
 - △ DRILL NO.55 (.082) DR. MINISERTS & GRIPLETS
 - △ DRILL NO.49 (.073) DR. 2059 EYELET
 - △ DRILL NO.43 (.089) DR. FEMALE STAKE PIN
 - △ DRILL NO.52 (.063) DR. MALE STAKE PIN
 - 9. RESISTOR 1 WATT AND ABOVE INSTALL 1/8" ABOVE BOARD
 - 10 DRILL NO.60 (.040) DR. ALL STANDARD COMPONENTS
 - △ KNOBS ARE INSTALLED AT FINAL ASSEMBLY LEVEL. NOT AT PC ASSEMBLY LEVEL. USE ITEM (CONTACT CEMENT) TO ATTACH KNOBS TO SWITCH ASSYS.
 - △ ON JOBS AFTER 73542 CHANGE AMH2 TO LIMIT, AND USE ITEM 39

ITEM	QTY	PART NO.	DESCRIPTION	MFR.	MAT'L SPEC.	FINISH	FINISH SPEC.	REF. VLN.
39	1	B2072-13	KNOB, ENGRAVING	FEC				
38	A/R	46410	GRIPLET	BERG				
37	A/R		CONTACT CEMENT	3M				
36	A/R		WIRE, 24 GA WHITE STRANDED	ALPHA				
35	Z		WASHER, NO.4 SPLIT LOCK	SST	404980			
34	Z		SCREW, 4-40x5/16 BD HD	SST	404203			
33	Z		SCREW, 6-32x 1 1/8 BD HD	SST	404422			
32	A/R	S6064	EYELET	US				
31	1	.100F401S2AG5	FLEX STRIP 2" 5	ANSLEY	366001			
30	1	.100F401S2A10	FLEX STRIP 2" 10	ANSLEY	366008			
29	1	.100F401S2A12	FLEX STRIP 2" 12	ANSLEY	366010			

INSTALL SWITCHES WITH COPPER TAB ON TOP.

ITEM	QTY	PART NO.	DESCRIPTION	MFR.	MAT'L SPEC.	FINISH	FINISH SPEC.	REF. VLN.
28	Z	1410-4	SOLDER LUG	SMITH	242104			
27	A/R	2059	EYELETS	US				
26	8	1246-12	STANDOFF	CTC	683162			
25	6	1010-2	TERMINALS	CTC	683090			
24	10	2331272-1	MINISERTS	AMP	247065			
23	3	M83-102	STAKE PIN, FEMALE	BEADCHAIN	744555			
22	6	R62-3	STAKE PIN, MALE	BEADCHAIN	744550			
21	1	RC32CF122K	RESISTOR 1 2K 1W 10%	AB	606401			
20	1	242E560	RESISTOR 560 3W 10%	SPRAGUE	622112			
19	1	RM60DG811F	RESISTOR 6.81K 1/4W 1%	CORNING	625099			
18	1	B0873	METER	FEC				
17	1	B0829	METER					
16	1	B2050	SWITCH COVER					
15	1	C2959-6	SWITCH					
14	1	C2955-9	SWITCH					
13	1	B2072-12	KNOB, ENGRAVING					
12	2	-11						
11	2	-10						
10	1	-9						
9	1	-8						
8	1	-7						
7	1	-6						
6	1	-5						
5	1	-4						
4	1	-3						
3	1	-2						
2	1	B2072-1	KNOB, ENGRAVING					
1	1	ND1344	PC BOARD	FEC				

Figure 7-9. Front Panel Switch Board Subassembly D3097C

-11	1100 Hz	850Hz	1350 Hz	T0	2450 Hz	
-10	1050Hz	850Hz	975Hz	T0	2025Hz	
- 9	900Hz	850Hz	1250Hz	T0	2150Hz	
- 8	2500Hz	1400Hz	3000Hz	T0	4500Hz	
- 7	750Hz	650Hz	850Hz	T0	1600Hz	
- 6	1100Hz	1000Hz	2000Hz	T0	3100Hz	
- 5	1000Hz	850Hz	1500Hz	T0	2500Hz	
- 4	950Hz	850Hz	950Hz	T0	1900Hz	
- 3	500Hz	425Hz	765Hz	T0	1265Hz	
- 2	370Hz	340Hz	630Hz	T0	1000Hz	
- 1	300Hz	170Hz	500Hz	T0	800Hz	
FIL NO.	\pm 3dB BANDWIDTH	MAXIMUM SHIFT	USABLE FREQUENCY RANGE			

NOTE:

1. ASSY DWG. D4029.
2. SCH. DWG. D3738.

Figure 7-11. Input Active Bandpass Filter Selection Guide
A0521D

NOTES:

1. SCH. REF. C3308.
2. UNLESS OTHERWISE SPECIFIED DRILL ALL HOLES NO55 (.052) DR. & INSTALL 4641D GRIPLETS.
 - NO.60 (.040) DR. 6 PLACES & INSTALL TRANSISTORS.
 - NO.68 (.031) DR. - 6 PLACES & INSTALL I.C.
 - ▲ NO.30 (.128) DR. 4 PLACES & INSTALL STANDOFFS.
3. INSTALL STANDOFFS ON COMPONENT SIDE & SOLDER ON TRACK SIDE.
- ▲ JOG I.C. LEADS.
5. AFTER PRODUCTION TESTING, SPRAY ENTIRE P.C. BOARD WITH HUMISEAL TYPE 1B-15. DO NOT SPRAY BANANA PLUGS.




Figure 7-12. Optically Isolated High Level Neutral Keyer Assembly Drawing C3240D

4	17			SCREW 2.56x5/16	T&C	404020
4	16			WASHER NO.2 SPLIT LOCK	SST	404861
2	15	2	A10020	INSULATOR	ROSS	080836
4	14	4	2188-12	STANDOFF	CAMBION	683840
	13	4	192	BANANA PLUG	SMITH	246321
1	12	1	4N35	INTEGRATED CIRCUIT	GE	060448
1	11	1	2N5416	TRANSISTOR	MOT	080889
1	10	1	2N3439	TRANSISTOR	MOT	080566
4	9	4	1N4005	DIODE	GE	040594
3	8	3	1N914	DIODE	MOT	040238
1	7	1	DD-302	CAPACITOR .003 MFD 1KV	CRL	021390
1	6	1	RC20GF334K	RESISTOR 330K 1/2W 10%	AB	604890
1	5	1	RC07GF154K	RESISTOR 150K 1/4W 10%	AB	602708
1	4	1	RC07GF103K	RESISTOR 10K 1/4W 10%	AB	602540
1	3	1	RC07GF271K	RESISTOR 270Ω 1/4W 10%	AB	602288
1	2	1	RC07GF220K	RESISTOR 22Ω 1/4W 10%	AB	602132
1	1	1	N01452	P.C. BOARD	FEC	
REQD	ITEM	REQD	PART NO	DESCRIPTION	MAT'L OR MFR	MAT'L SPEC OR CAT. PART NO
-1			STD			

LIST OF MATERIAL

Figure 7-12. Parts List

APPENDICES

APPENDIX A
FILTER OPERATING FREQUENCIES

CARD CODE	FEC PART NO.	QUANTITY		CHG. CODE	DESCRIPTION	MFR.	MFR. PART NO.	REFERENCE DESIGNATOR	UNIT COST	TOTAL COST
		21								
	625989	2			RES 261K	5C003	RN55D2613F	R39, R40		
	624554	1			RES 2.37K	11	11 2371F	R28		
	624497	2			RES 2.1K	11	11 2101F	R19, R38		
	627080	6			POT 500Ω	BOURNS	3006P-1-501	R2, R4, R5, R6, R7, R8		
	625811	4			RES 100K	1C003	RN55D1003F	R14, R15, R20, R21		
	624550	2			RES 2.32K	11	11 2321F	R12, R23		
	624542	2			RES 2.26K	11	11 2261F	R13, R42		
	624494	1			RES 2.05K	11	11 2051F	R16		
	624479	1			RES 1.91K	11	11 1911F	R22		
	625992	2			RES 255K	11	11 2553F	R30, R31		
	624481	1			RES 2.0K	11	11 2001F	R32		

● KP ITEM	PROJ. ENG.		NEXT ASSY.		REV. A
	PROJ. DRF.			PL-C3916	SHT 23 OF 36

CARD CODE	FEC PART NO.	QUANTITY		CHG. CODE	DESCRIPTION	MFR.	MFR. PART NO.	REFERENCE DESIGNATOR	UNIT COST	TOTAL COST
		22								
	625989	2			RES. 261K	5C003	RN55D2613F	R39, R40		
	624542	2			RES 2.26K	11	11 2261F	R12, R28		
	624481	2			RES 2.0K	11	11 2001F	R19, R38		
	627080	6			POT 500Ω	BOURNS	3006P-1-501	R2, R4, R5, R6, R7, R8		
	625811	4			RES 100K	5C003	RN55D1003F	R14, R15, R20, R21		
	624499	1			RES 2.15K	11	11 2151F	K13		
	624538	2			RES 2.21K	11	11 2211F	R23, R42		
	624475	2			RES 1.96K	11	11 1961F	R16, R32		
	624465	1			RES 1.82K	11	11 1821F	R22		
	625990	2			RES 249K	11	11 2493F	R30, R31		

• KP ITEM	PROJ. ENG.	NEXT ASSY.	REV. A
	PROJ. DRF.	PL-C3916	SHT 24 OF 36