为"你你你说你,你们你们还是你们的你?你们你你?你们你?你你?"你说,你你们还是你们的你?你们你们你们你你们你们你?你们你说你?你们你你们你?你你你你你你?你……你



INSTRUCTION MANUAL MODEL 1550A FREQUENCY SYNTHESIZER

November 1971

FREDERICK ELECTRONICS CORPORATION Hayward Road, Post Office Box 502 Frederick, Maryland 21701

Printed In U.S.A.

1 1] J] J J

PRODUCT WARRANTY

Frederick Electronics Corporation warrants all new products of its manufacture to be free from defects in material and workmanship and will, without charge, within one year from date of shipment, repair or replace, f.o.b., Frederick, Maryland, all or any part thereof found to be defective. This warranty shall not, however, apply to any FEC products subjected to improper use, tampering, negligence, or accident; and Frederick Electronics Corporation does not authorize any person to assume for it any liability in connection with its products other than herein expressed.

PROPRIETARY INFORMATION

This document contains Frederick Electronics Corporation proprietary data, and is not to be copied, reproduced, used or divulged to unauthorized persons, in whole or in part, without proper authorization in writing from Frederick Electronics. This information is the property of Frederick Electronics Corporation which reserves all rights to it. CONTENTS

1

]

Same and a second

SECTION			PAGE
Ι	INTRODU	JCTION	
	1.1 1.2 1.3	Purpose Of Equipment Physical Description Specifications	1-1 1-1 1-2
II	INSTALI	LATION	
	2.1	Inspection 2.1.1 Equipment Supplied 2.1.2 Equipment Required But	2-1 2-1
	2.2 2.3 2.4 2-5	Not Supplied Power Requirements Mounting Output Connections Initial Tests	2 - 1 2 - 2 2 - 2 2 - 2 2 - 2 2 - 3
III	OPERAT	ION	
	3.1 3.2 3.3	Controls And Indicators Use Of Controls Operating The Synthesizer	3 - 1 3 - 2 3 - 4
IV	THEORY	OF OPERATION	
	4.1 4.2 4.3	Introduction Functional Description Detailed Circuit Analysis 4.3.1 Voltage-Controlled Oscillator 4.3.2 HF Phase-Lock Loop	4 - 1 4 - 3 4 - 5 4 - 5 4 - 9
		4.3.2.1 SSB Mixer 4.3.2.2 HF Programmable Divider	4 - 9 4 - 9
		 4.3.2.3 Pulse Phase Comparator 4.3.3 Offset Oscillator 4.3.4 LF Phase-Lock Loop 4.3.4.1 LF Programmable Divider 4.3.4.2 LF Pulse Phase Comparator 4.3.5 Frequency Standard 4.3.6 Power Supply 	4-16 4-16
		4.3.6 Power Supply	4-17

CONTENTS (cont.)

SECTION

l

L

V MAINTENANCE	V	MAINTENAN	CE
---------------	---	-----------	----

5.1	General		5-1
5.2	Correcti	ve Maintenance	5-1
	5.2.1	Required Test Equipment	5-1
	5.2.2	Minimum Performance Test	5 - 2
	5.2.3	Trouble Isolation	5-3
	5.2.4	Alignment	5 - 5
	5.2.4.1	Frequency Standard	
		Adjustment	5 - 5
	5.2.4.2	Offset Oscillator	
		Adjustment	5-9
	5.2.4.3	VCO Adjustment	5-9
	5.2.4.4	VCO Harmonic/Spurious	
		Output Tests	5-10
	5.2.5	Repair Procedures	5-10
	5.2.5.1	Replacing The Vernier	
		Control	5-11

ILLUSTRATIONS

1

J

]

]

1

1

FIGURE

1-1	Model 1550A Frequency Synthesizer
2-1	Typical Synthesizer Connections
4-1	Frequency Synthesizer Functional Block Diagram
5-1	Connections For Minimum Performance Test
5-2	Adjustment and Test Point Locations
5-3	Connections For VCO Adjustments
5 - 4	Connections For VCO Harmonics/Spurious Output Tests
6-1	Main Voltage-Controlled Oscillator Schematic Diagram
6 - 2	SSB Mixer/Offset Oscillator Schematic Diagram
6 - 3	HF Programmable Divider Schematic Diagram
6 - 4	HF Pulse Phase Comparator Schematic Diagram
6 - 5	LF Programmable Divider Schematic Diagram
6-6	LF Pulse Phase Comparator Schematic Diagram
6 - 7	Frequency Standard Schematic Diagram
6 - 8	Power Supply Schematic Diagram
6-9	Model 1550A Chassis Wiring Diagram
7-1	Model 1550A Assembly
7 - 2	Power Supply P.C. Board Assembly 1A1
7 - 3	HF Programmable Divider P.C. Board Assembly 1A2
7 - 4	SSB Mixer/Offset Oscillator P.C. Board Assembly 1A3
7 - 5	HF Pulse Phase Comparator P.C. Board Assembly 1A4
7 - 6	Main Voltage-Controlled Oscillator P.C. Board Assembly 1A5

ILLUSTRATIONS (cont.)

FIGURE

L

ĺ

Ł

ľ

l

L

L

7 - 7	Frequency Standard P.C. Board Assembly 1A6
7 - 8	LF Programmable Divider P.C. Board Assembly 1A7
7 - 9	LF Pulse Phase Comparator P.C. Board Assembly 1A8
7-10	TCX0 Crystal Oscillator Assembly
7-11	2N5459 Transistor Control Drawing

TABLES

TABLE

PAGE

1-1	Specifications	1-2
2 - 1	Equipment Supplied	2 - 1
3-1	Controls And Indicators	3 - 1
4-1	Decade Counter Preset Bits	4-11
4 - 2	LF Divider Preset Bits	4-15
5-1	Required Test Equipment	5 - 2
5 - 2	General Inspection Procedures	5 - 4
5-3	Trouble Isolation Chart	5-6




Figure 1-1. Model 1550A Frequency Synthesizer

SECTION I

INTRODUCTION

1.1 PURPOSE OF EQUIPMENT

The Model 1550A Frequency Synthesizer is designed for operation with the FEC Model 1500 Series FSK Receivers to accurately tune the Receivers to signals throughout the range of 10 kHz to 30 MHZ.

The Receivers use a narrow-band first IF filter centered on 9 MHz. The plan of the Receiver is such that for signal frequencies between 0 and 13 MHz, the local oscillator (LO) is 9 MHz above the incoming signal frequency or in the range of 9 to 22 MHz. For signal frequencies between 13 and 30 MHz, the LO is 9 MHz below the signal frequency or between 4 and 21 MHz. Thus the Frequency Synthesizer covers a range of 4 to 22 MHz.

Six rotary switches on the front panel digitally control the Synthesizer frequency in steps of 10 MHz, 1 MHz, 100 kHz, 10 kHz, 1 kHz, and 100 Hz. A 10-turn vernier control potentiometer can also be selected in place of the 1 kHz and 100 Hz switches to provide continuous tuning of the output frequency with a tuning sensitivity of 1 kHz per turn. Logic built into the Model 1550A introduces the required 9 MHz offset permitting the controls to be set for the desired Receiver frequency.

The Synthesizer produces a nominal 1 volt peak-to-peak output into a 50 ohm load at two separate rear panel connectors. These outputs are electrically isolated from each other and have a 90° phase difference.

1.2 PHYSICAL DESCRIPTION

The Model 1550A Synthesizer contains easily removable printed circuit boards which are separated into high and low frequency circuits.

The high frequency circuits consist of boards for a main Voltage-Controlled Oscillator (VCO) A5, a programmable divider A2, and a pulse phase comparator A4. The HF circuits control the VCO output frequency in response to different positions of the front panel 10 MHz, 1 MHz, 100 KHz, and 10 KHz switches. The low frequency circuits consist of boards for an offset voltage-controlled oscillator and mixer A3, a programmable divider A7, and a pulse phase comparator A8. The LF circuits control the frequency of the offset oscillator to determine the 1 kHz and 100 Hz component of the output signal. The offset oscillator can be controlled by either the front panel 1 KHz and 100 Hz selector switches or by the front panel 10-turn VERNIER control.

The Synthesizer is conveniently packaged for mounting in a standard 19" equipment rack. The unit measures 19" wide, 17" deep, and 1 3/4" high and weighs approximately 10 lbs.

Wiring is accomplished with small Molex connectors to avoid grouping of critical HF signal wires thus minimizing RF interaction in the Synthesizer. Critical circuits are also isolated and filtered to prevent audio or RF interference with their normal circuit functions. The Power Supply utilizes seriesregulators to prevent intercoupling resulting from line or load variations.

1.3 SPECIFICATIONS

General specifications for the Synthesizer are listed in Table 1-1.

Table 1-1. Specifications For Model 1550A Frequency Synthesizer

ELECTRICAL

Receiver Range Covered . . .10 kHz to 30 MHz Receiver IF Frequency . . 9 MHz Receiver Conversion Plan . 9 MHz above received frequency in range 10 kHz to 13 MHz 9 MHz below received frequency in range 13 MHz to 30 MHz Synthesizer Output Range . . 4 to 22 MHz with fine tuning in 100 Hz steps Frequency Selection . . . Dialed to direct operating frequency of Receiver (10 kHz to 30 MHz)

Table 1-1. Specifications For Model 1550A Frequency Synthesizer (cont.) Frequency Control Vernier Mode Synthesized from internal reference crystal oscillator and vernier offset oscillator Digital Mode Synthesized from internal reference oscillator Frequency Stability Vernier Mode TCXO frequency standard stability ± 100 Hz from 0° to 50° C Digital Mode Determined by TCXO frequency standard option: TCXO Part B1690-1 gives ±1PPM from 0° to 50° C TCXO Part B1690-2 gives ± 1 PPM from 0° to 25° C/ ± 0.5 PPM from 25° to 50° C TCXO Part B1690-3 gives ± 0.5 PPM from 0° to 50° C Frequency Accuracy Vernier Mode 100 Hz after calibration at operating temperature Digital Mode ±3 Hz after calibration at operating temperature Settling Time Of HF Phase-Lock Loop Less than 1 second Settling Time Of LF Phase-Lock Loop Less than 1 second Output Levels Two, individually adjustable up to nominal 1 volt peak-to-peak Load Impedance. Nominal 50 ohms unbalanced

Table 1-1. Specifications For Model 1550A Frequency Synthesizer (cont.) Spurious Output. Non-Harmonic: 55 db down 36 db or better for 4th and higher 47 to 63 Hz single phase, 25 watts maximum **ENVIRONMENTAL** Operating Temperature Relative Humidity. Up to 95% MECHANICAL Dimensions.19 inches wide 1-3/4 inches high 17 inches deep Mounting . . . Fixed or slide mounting in a • • • • • standard 19-inch equipment rack Electrical Connections . . RF Outputs: Two female BNC on rear panel AC Power: 3-prong plug on rear pane1

SECTION II

INSTALLATION

2.1 INSPECTION

After removal from its shipping container the unit should be inspected. If any physical damage is found, file a written claim with the shipping agency. Send a copy of this claim to Frederick Electronics Corporation, P. O. Box 502, Frederick, Maryland 21701.

2.1.1 EQUIPMENT SUPPLIED

Equipment supplied includes those items listed in Table 2-1.

Number Of Shipping Boxes	Contents			
1	1 Model 1550A Frequency Synthesizer			
	2 Instruction Manuals			

Table 2-1. Equipment Supplied

NOTE

More than one unit may be packed in a single container when bulk orders are shipped to a common point.

2.1.2 EQUIPMENT REQUIRED BUT NOT SUPPLIED

Equipment required but not supplied includes those items listed below.

- 1. Coaxial cables to connect Synthesizer to Receiver.
- 2. Four rack mounting screws.

2.2 POWER REQUIREMENTS

The Synthesizer is shipped ready to operate directly on 105-130 vac, 47-63 Hz current. Power is applied to the Synthesizer by plugging its power cord into an ac outlet. Provision is also made in the Synthesizer for operation from a 230-volt source by repositioning switch S1 located on Power Supply board A1.



Switch must be in correct position before the Synthesizer can operate on 230 volts. Serious damage will result if the unit is connected to 230 volts without this change.

2.3 MOUNTING

The Synthesizer is designed to mount in a standard 19-inch equipment rack. A vertical rack space of 1-3/4 inches is required.

2.4 OUTPUT CONNECTIONS

The Synthesizer is designed to deliver RF outputs into coaxial transmission lines having an impedance of 50 ohms. Connections from the Synthesizer to the associated Receiver are provided at BNC jacks located on the rear panel of the unit.

The coaxial cables used to connect the Synthesizer to the Receiver should be of high quality in order to minimize radiation of the output signal. It is particularly important that the BNC connectors at the cable ends be well attached so that there is good electrical continuity between the shield braid of the coaxial cable and the external housing of the connector. Detailed information on transmission lines can be found in the Radio Amateurs Handbook and the ARRL Antenna Handbook, both published by the American Radio Relay League, Newington, Connecticut, U.S.A. The Synthesizer will not be harmed if the outputs are open circuited or temporarily short circuited. Figure 2-1 below shows a Model 1550A connected to a pair of Model 1500B Receivers in a typical space diversity system.





Figure 2-1. Typical Synthesizer Connections

2.5 INITIAL TESTS

After the Model 1550A is properly installed, tests should be conducted to insure that the unit is operating properly. Operating steps are provided in Section 3 and Minimum Performance Tests are provided in Section 5.



SECTION III

OPERATION

3.1 CONTROLS AND INDICATORS

I

Operating controls and indicators are located on the front panel of the Model 1550A and the functions are listed in Table 3-1.

Table 3-1. Controls And Indicators

CONTROL OR INDICATOR	FUNCTION				
POWER Lamp DS1	Lights when ac power is applied to the Synthesizer. No power switch is pro- vided.				
LOSS OF LOCK Lamp DS2	Lights to indicate a malfunction in the VCO phase-lock loop. Also lights when OPER SBY switch is in SBY position.				
OPER SBY Switch S1	SBY position removes dc power from the VCO to disable the Synthesizer outputs and lights LOSS OF LOCK lamp. OPER po- sition applies dc power to VCO to gene- rate the Synthesizer outputs.				
Mode Switch S2	VERNIER position selects VERNIER control of 0 to 10 kHz component of output frequency.				
	1 KHz-100 Hz position selects 1 KHz and 100 Hz switches to control 0 to 10 kHz component of output frequency.				
HF Selector Switches (S1-S4 on board A2)	10 MHz switch S1 selects receiver frequency range of 0 to 9 MHz (position 0), 10 to 19 MHz (position 1), or 20 to 22 MHz (position 2).				
	1 MHz switch S2 selects frequency component over range of 0 to 9 MHz in 1 MHz steps.				
	100 KHz switch S3 selects frequency component over range of 0 to 900 kHz in 100 kHz steps.				

Table 3-1. Controls And Indicators (cont.)

CONTROL OR INDICATOR	FUNCTION
HF Selector Switches (cont.)	10 KHz switch S4 selects frequency component over range of 0 to 90 kHz in 10 kHz steps.
LF Selector Switches (S1-S2 on board A7)	1 KHz switch S1 selects frequency com- ponent over range of 0 to 9 kHz in 1 kHz steps.
	100 Hz switch S2 selects frequency component over range of 0 to 900 Hz in 100 Hz steps.
VERNIER Control R3	Allows continuous tuning of receiver frequency over a range of 0 to 10 kHz.

3.2 USE OF CONTROLS

The frequency selector switches may be set in any sequence to dial the desired receiver frequency. If the desired frequency is 15.7374 the first four digits are selected by setting the switches as shown below.

1

1


Section of the sectio

10 MHz switch to 1 = 10.000 MHz 1 MHz switch to 5 = 05.000 MHz 100 KHz switch to 7 = 00.700 MHz 10 KHz switch to 3 = $\frac{00.030}{15.730}$ MHz

The last two digits of the desired frequency can be selected with either the 1 KHz and 100 Hz selector switches or the continuous tune VERNIER control depending on the setting of the mode switch. When the digital mode is selected, the last two digits are determined by setting the 1 KHz-100 Hz switches as shown below.

1 KHz switch to 7 = 00.0070 MHz 100 Hz switch to 4 = 00.0004 MHz 00.0074 MHz +15.7300 MHz 15.7374 MHz

When the VERNIER mode is selected, the last portion of the frequency is dialed by rotating the VERNIER control to a reading of 7.40 as shown below:



This position sets the offset oscillator to within 100 Hz of 7.4 kHz to produce approximately the same output frequency as selected above by the 1 KHz-100 Hz switches. Further adjustments of the VERNIER frequency control can be made on the basis of the received signal quality from the receiver.

The digital mode provides considerably improved stability over the VERNIER mode and, thus, should normally be selected. However, it is often convenient for the operator to tune the receiver with the VERNIER control if the exact received frequency is not known. After the receiver is tuned the 1 KHz and 100 Hz selector switches are set to the VERNIER reading and the Synthesizer is switched to the 1 KHz-100 Hz position.

Digital logic built into the Synthesizer automatically produces the frequency offset required to convert the received carrier to the 9 MHz IF of the receiver. The 9 MHz offset is above the dialed frequency in the range of 0 to 13 MHz and below the dialed frequency in the range of 13 to 30 MHz. In the above example, since the received frequency is in the range of 13-30 MHz, the actual Synthesizer output frequency will be 9 MHz below the received frequency or 6.7374 MHz.

3.3 OPERATING THE SYNTHESIZER

Before operating the Synthesizer, make sure that it is properly installed as described in Section II of this manual. Review the associated Receiver instruction manual to become familiar with Receiver tuning procedures. Then proceed as follows:

- 1. Check that POWER indicator lamp is lit.
- 2. Determine operating frequency for associated Receiver. Set mode switch to VERNIER position.

NOTE

Synthesizer can be set directly to digital position when precise Receiver Frequency is known.

- 3. Set frequency selector switches and VERNIER control to match desired Receiver frequency.
- 4. Set Receiver controls for operation from a remote oscillator (crystal switch to position R on Model 1500).
- 5. Apply power to Receiver and tune preselector to operating frequency.
- 6. After preselector is tuned, carefully adjust VERNIER control on Synthesizer for a maximum signal amplitude on Receiver S-Meter. Note reading on VERNIER dial and set 1 KHz and 100 Hz switches to VERNIER reading. Set mode switch to 1 KHz-100 Hz position.
- 7. Adjust Receiver audio output level and BFO settings to suit the associated demodulator input requirements.

SECTION IV

THEORY OF OPERATION

4.1 INTRODUCTION

The Model 1550A Synthesizer uses a modified version of a digital phase-lock loop principle. Its operation may be described in terms of four frequency variables defined below and the digital frequency division ratio N of a set of high speed counters where N depends on the setting of the 10 MHz, 1 MHZ, 100 KHz, and 10 KHz frequency selector switches.

- F_0 = the actual output frequency of the Synthesizer generated by a HF voltage-controlled oscillator (VCO) in the range of 4 to 22 MHz.
- F_d = an offset frequency in the range of 20 to 30 kHz produced by a LF voltage-controlled oscillator.
- F_{th} = an approximate 5 kHz tachometer frequency or PRF (Pulse Repetition Frequency) generated from the resultant of F_0-F_d by the HF divide-by-N logic.
- Frh = a 5 kHz reference frequency generated from a 4 MHz
 crystal oscillator frequency standard.

The main voltage-controlled oscillator of the Synthesizer operates at F_0 . A sample of the F_0 signal is mixed in a single sideband mixer with F_d to produce a result F_0 - F_d which is divided first by 2 and again by factor N to produce the frequency Fth given by

$$Fth = \frac{F_0 - F_d}{2N}$$

A HF pulse phase comparator compares F_{th} with F_{rh} to generate a control voltage input to the main VCO which maintains the two frequencies in exact agreement. Thus, the VCO phase-lock loop in effect solves the equation

$$Frh = \frac{Fo-Fd}{2N}$$

4-1

which can be rearranged to the form

 $F_0 = N(2F_{rh}) + F_d$

The second equation shows that the actual output frequency can be adjusted by varying N through various integer values and/or by varying F_d (offset frequency). For the numerical example where the output frequency F_0 is 6.1374, the solved values are

N - 611

$$F_{d} - 27.4 \text{ kHz}$$

The frequency F_d is developed by a similar LF phase comparison when the digital mode is selected. The LF frequency variables are defined below and the digital division ratio N depends on the settings of the 1 KHz and 100 Hz frequency selector switches.

- F_{d1} = The actual offset oscillator output frequency before a division by four or $F_{dx}4$. Covers a range of 80 to 119.6 kHz.
- F_{t1} = an approximate 400 Hz tachometer frequency generated from Fd1 by the LF programmable divide-by-N logic.
- F_{r1} = a 400 Hz reference frequency generated from a 4 MHz crystal oscillator frequency standard.

A sample of the offset oscillator output (F_{d1}) is divided by factor N to produce F_{t1} given by

$$Ft1 = \frac{Fd1}{N}$$

A LF pulse phase comparator compares F_{t1} with F_{r1} to produce a control voltage to the offset oscillator which maintains F_{t1} and F_{r1} in exact agreement. Thus, the LF phase-lock loop solves the equation

$$Fr1 = \frac{Fd1}{N}$$

$$F_{d1} = N(F_{r1})$$

The equation shows that the actual output frequency F_{d1} is also adjusted by varying N through various integer values.

When the VERNIER mode is selected the LF digital loop is disabled and the offset oscillator output frequency is controlled directly by the VERNIER potentiometer impedance.

4.2 FUNCTIONAL DESCRIPTION

A block diagram of the Model 1550A is shown in Figure 4-1. The heart of the Synthesizer is the main Voltage-Controlled Oscillator (VCO) which can be electronically tuned over the range 4 to 22 MHz. The VCO develops two constant amplitude outputs which are nominally in phase quadrature (i.e., 90° phase difference). Referred to as the P-phase and Q-phase, these outputs are supplied through buffer amplifiers to two output connectors on the rear of the Synthesizer chassis and to a Single Sideband (SSB) Mixer.

A second pair of inputs to the SSB mixer is developed from the offset oscillator whose output frequency F_d can be tuned between 20 and 30 kHz. A divide-by-4 counter at the output of the offset oscillator develops a pair of quadrature outputs at frequency F_d . The mixer difference frequency is applied through suitable interfacing circuitry to a high-speed divideby-2 counter. The counter output drives the HF programmable digital divider with a division ratio N which is determined by the setting of the 10 MHz, 1 MHz, 100 KHz and 10 KHz front panel switches.

The HF programmable divider output produces the tach signal F_{th} which is compared with the crystal reference signal F_{rh} by a pulse phase comparator. The comparator produces a control voltage that varies as a function of changes in F_{th} . The phase-lock voltage controls the output frequency F_0 from the VCO to maintain continuous agreement between F_{th} and F_{rh} .

When the front panel switches are repositioned the phase comparator will tune the VCO output frequency until F_{th} is returned to approximately 5 kHz. Thus, by appropriately wiring the programmable divider a Synthesizer output F_0 is generated which is directly related to the settings of the frequency switches and the offset oscillator.

The offset VCO frequency is controlled either by the continuously adjustable VERNIER potentiometer or by the LF programmable digital phase-lock loop. The LF phase-lock loop is similar in operation to the HF phase-lock loop.




Figure 4-1. Frequency Synthesizer Functional Block Diagram D2123

In the digital mode, F_{d1} signals between 80 to 120 kHz are connected directly from the offset oscillator to the LF programmable divider. The selected divider ratio produces an output signal which is compared with the 400 Hz reference signal F_{r1} by the LF pulse phase comparator.

The comparator generates a voltage representative of the frequency difference between F_{t1} and F_{r1} which causes an electronic vernier circuit to adjust the oscillator output accordingly. Phase-lock is obtained when the oscillator produces an output frequency which divided by N is ≈ 400 Hz. Thus, when the 1 KHz-100 Hz switch settings are changed the comparator output adjusts the oscillator frequency until phase-lock is again obtained. The digital offset mode offers frequency accuracy on the order of ±3 Hz versus a vernier mode accuracy of ±100 Hz.

A LOSS OF LOCK detector monitors both phase comparators to indicate when the Synthesizer is on frequency.

4.3 DETAILED CIRCUIT ANALYSIS

4.3.1 VOLTAGE-CONTROLLED OSCILLATOR (Figure 6-1)

The main VCO operates directly at the output frequency of the Synthesizer as determined by two RC all-pass sections connected to the HF phase-lock feedback loop from the phase comparator. Each all-pass section has a normalized transfer function 1-s/l+s where s = jF/F_0 and contributes a 90° phase shift at the tuned center frequency F_0 . Thus, the conditions for oscillation at frequency F_0 are satisfied because the buffer amplifiers introduce an additional net phase shift of 180° and the loop gain is unity.

The VCO is contained on board A5 and consists of two identical all-pass networks, feedback amplifier Q14, emitter followers Q10 and Q13, and output amplifiers Q11 and Q15. One all-pass section is driven by emitter follower Q13 and consists of unity amplifier Q9, voltage tuning control Field Effect Transistors (FET) Q2-Q3-Q4, and tuning capacitor C5. The other all-pass section is identical to the first and consists of Q12, Q5-Q6-Q7, and C21.

Each all-pass network introduces a 90° phase shift from input signal to output signal when the oscillator frequency is F_{0} . This phase shift is produced by tuning the RC networks in the bases of Q9 and Q12. Since the emitter follower outputs are applied to both the base and emitter of amplifiers Q9 and Q12 a 90° shift is obtained at the output only when the tuned base circuits produce the same drive to Q9 and Q12 as the emitter coupling. Thus, the strength of the 180° shift imposed by the base drive equals the strength of the 0° shift imposed by the emitter drive producing a net result of 90° phase shift at the collectors of Q9 and Q12. Feedback amplifier Q14 completes the phase-shift loop by introducing a 180° shift with unity gain to produce a 360° phase-shift which reinforces oscillation at frequency F_{\circ} .

 $90^{\circ} + 90^{\circ} + 180^{\circ} = 360^{\circ}$ reinforces oscillation

For convenience, the all-pass section built around Q9 is discussed in the following circuit analysis.

At frequencies well below the tuned frequency F_0 , the base of Q9 is effectively grounded through R5 and the parallel conductance of Q2, Q3, and Q4 because the reactance of C5 becomes large compared to the net resistance to ground. Since the base of Q9 is near ground, RF signal current at the emitter is unrestricted by base drive causing the resultant current flow from Q13 to the collector of Q9 to induce an in-phase voltage at the collector of Q9. Because of the 0° phase-shift of both all-pass sections and the additional 180° phase-shift introduced by feedback amplifier Q14, the feedback signal opposes oscillation at frequencies below F_0 .

 $0^{\circ} + 0^{\circ} + 180^{\circ} = 180^{\circ}$ opposes oscillation

At frequencies well above the tuned frequency F_0 , capacitor C5 becomes a virtual short circuit so that the voltage at the emitter of Q13 is coupled to the base of Q9. In this frequency range, Q9 operates as a common-emitter stage with emitter degeneration provided by R9. The nominal gain remains unity but a voltage phase-shift of 180° is introduced thru Q9 and the feedback loop will not sustain oscillation at frequencies above F_0 .

 $180^{\circ} + 180^{\circ} + 180^{\circ} = 0^{\circ} + 180^{\circ} = 180^{\circ}$ opposes oscillation

At the selected frequency F_0 , where the capacitive reactance of C5 just equals the net resistance of R5 in parallel with the associated FET's, the phase-shift through amplifying stage Q9 is 90°. The signal, phase-shifted by this amount, is then buffered by emitter follower Q10 and applied to the second all-pass stage consisting of transistor Q12 which similarly introduces a 90° phase-shift.

The resistance seen by capacitors C5 and C21 is voltagecontrolled by the parallel connected FET's. The FET's have drain-source conductance that is nearly a linear function of the voltage applied to the gates. Increasing the reverse bias on these gates reduces conductance, increases the resistance, and thus lowers F_0 . Since the total range of conductance in the FET's exceeds 10 to 1, the result is an electronic tuning range which is approximately 10 to 1.

To ensure that the phase-lock loop has the required control range and damping factor, the control voltage produced by the pulse phase comparator is conditioned before being applied to the control junctions of the tuning FET's. The required filter consists of R2, R3, and C9. High frequency components are rolled off in this filter by means of the series resistance R2 and the shunt capacity C9. By introducing a low value resistance R3 in series with C9, phase lead compensation is obtained which tends to improve the damping factor of the loop. In normal operation with the loop locked, the variations in the control voltage applied to the oscillator are insufficient to forward bias either CR2 or CR1, which are in shunt with R2. Thus, the full filtering effect of R2 is realized. However, when the Synthesizer is first turned on or when it is switched from one frequency to another, a large momentary error signal is generated in the phase-lock loop. Under these conditions, a large value of R2 would make the Synthesizer slow to acquire the desired output frequency. By limiting the voltage drop across R2, CR1 and CR2 reduce the effective value of R2 thus increasing the bandwidth of the feedback loop during frequency acquisition.

The oscillator produces quadrature outputs, designated the P-phase and the Q-phase, which are buffered by emitter followers Qll and Ql5, respectively. The outputs are applied to wideband amplifiers having a nominal gain of 5. The P-phase wideband amplifier (see Figure 6-1, Sheet 2) consists of a complementary differential stage (transistors Ql6 and Ql7) driving an output stage (Ql8-Ql9). A divider network, R27 and R25, monitors the average push-pull output level to provide negative feedback to Ql6. The Q-phase amplifier is functionally identical but consists of Q22-Q23 and Q24-Q25. By using negative feedback to simultaneously amplify and attenuate the RF signal, the VCO is isolated from signals which might otherwise leak through the output amplifiers in the reverse direction.

The push-pull output is further isolated by a pair of complementary emitter follower circuits consisting of Q20-Q21 and Q26-Q27 for the P-phase and Q28-Q29 and Q30-Q31 for the Q-phase outputs.

One of the complementary outputs of each phase is applied to the SSB mixer circuit where it is heterodyned with the offset oscillator output. The other output of each phase is applied to a rear panel BNC connector via a RF low-pass filter network and an output level potentiometer. The filter networks block harmonics above 22 MHz.

The Q-phase output is connected to J1 and the P-phase output is connected to J2. The F_0 signal is injected at the receiver remote oscillator input and replaces the standard Local Oscillator signal.

The P-phase amplifier also drives a VCO level control circuit through C2O (see 2) Figure 6-1, Sheet 1). In this circuit, CR5 and CR6 charge C18 to a voltage which is equal to the sum of a dc bias determined by potentiometer R18 and the peakto-peak amplitude of the RF output of the wideband amplifier. If the output amplitude increases beyond the preset point, series diodes CR3 and CR4 become slightly forward-biased. These diodes act partly as clippers and partly as variable resistance elements. The level at the diode junction is ac coupled by C17 into the collector load of Q12 with the result that, as the diodes conduct more heavily, loop gain in the phase-shift oscillator is reduced thus lowering the level of oscillation. In this way, the level of oscillation is stabilized at a value which depends on the setting of potentiometer R18.

Since short-term frequency stability is extremely important in the VCO, the oscillator circuit must be well protected against audio or RF interference. Interference conducted through the Power Supply leads is shunted with RFI filters L1-L2 and the associated capacitors in the +12 and -12 volt lines.

Further isolation is provided by L14-Cl and L15-C12. L1 together with C2 and C4, form an RFI filter for the +12 volt supply. The -12 volt supply is similarly filtered.

RF harmonics generated by the VCO are reduced by two special filter circuits. The first filter connects at the junction of Q13-Q14 and is tuned with R75 to reduce harmonics when the output is in the range of 4 to 13 MHz. The second filter (one for each output line) is a low-pass filter which reduces harmonics in the range of 13 to 22 MHz.

Adjustment procedures for the VCO are provided in Section 5 of this manual.

4.3.2 HF PHASE-LOCK LOOP

The HF phase-lock loop consists of the SSB mixer, the programmable divider, and the pulse phase comparator.

4.3.2.1 SSB MIXER. Refer to Figure 6-2. The SSB mixer is contained on board A3. The mixer, which consists of two balanced modulators (Q2-Q3 and Q9-Q10), and a combiner (Q4-Q5), heterodynes the P-phase and Q-phase outputs of the VCO and the offset oscillator to produce a difference frequency of F_0 - F_d . The operation of the mixer is expressed in the following trigonometric development.

Let $\theta = 2\pi F_0 t$ be the phase of the VCO and let $\tau = 2\pi F_d t$ be the phase of the offset oscillator. In terms of these variables, the P-phase and Q-phase outputs of the VCO can be written as $\cos \theta$ and $\sin \theta$ respectively, while the analogous quantities for the offset oscillator outputs are $\cos \tau$ and $\sin \tau$. The first balanced modulator, Q2 and Q3, has an output proportional to the product of $\sin \theta \sin \tau$. The output of the second modulator Q9 and Q10, is expressed as the product of $\cos \theta \cos \tau$.

Using a trigonometric identity, these two outputs can be expanded as follows:

 $2 \cdot \cos\theta \, \cos\tau = \cos \, (\theta + \tau) + \cos \, (\theta - \tau)$ $2 \cdot \sin\theta \, \sin\tau = -\cos \, (\theta + \tau) + \cos \, (\theta - \tau)$

When these two outputs are added together in combiner Q4 and Q5, certain terms cancel leaving the result cos $(\theta - \tau)$ or a sinewave of frequency $F_0 - F_d$. This is the desired clock input to the HF programmable divider.

4.3.2.2 HF PROGRAMMABLE DIVIDER. Refer to Figure 6-3. The high-speed programmable divider consists of four presettable decade counters Z8 thru Z11. These counters operate in a nines-complement mode. Since overflow occurs at count 9999, the complement of the desired division ratio is preset into the dividers by the front panel switches. For example, a division ratio of 1492 is obtained when the nines-complement counters are preset to 8507 with the 10 MHz, 1 MHz, 100 KHz, and 10 KHz front panel frequency switches.

Because the Synthesizer must introduce a ± 9 MHz differential between the dial readings and the actual output frequency F_0 , the outputs of the 1 and 10 MHz switches are decoded to produce the appropriate offset. The offset decoding is accomplished using a combination of the wiring of the 1/10 MHz switches and the logic of a set of NAND/NOR gates. The plan of the receiver is such that for operating frequencies between 0-13 MHz the dividers are preset to produce an F_0 signal which is 9 MHz above the operating frequency. The dividers are preset to produce an F_0 signal which is 9 MHz below the operating frequency in the range of 13-30 MHz.

The decoded preset bits corresponding to 10 MHz steps are set into Z8, the first counter. Similarly, the preset bits corresponding to 1 MHz increments are set into Z9.

Since the 10 kHz and 100 kHz step counters are not involved in the 9 MHz IF offset, the front panel switches are wired directly to the counter BCD preset inputs.

Table 4-1 lists the bits preset into each decade counter at the different HF frequency selector switch settings.

To compensate for the 20-30 kHz offset introduced by the offset oscillator, the Ql and Q2 outputs of 10 kHz divider Zll are wired into NAND gate Z6-B so that an output pulse is generated at the count of 9997 instead of the normal 9999. The output of Z6-B is inverted by Z7-B to produce a \approx 5 kHz tachometer pulse train (F_{th}) at the selected frequency.

Because the counters will not operate reliably at 22 MHz, the RF clock signal from the SSB mixer is divided by two in flip-flop Z12 before application to the decade counters. Since the F_{th} output is 5 kHz, each increment in N corresponds to a 10 kHz shift in the VCO output frequency.

When the Synthesizer is locked on frequency, the tachometer repetition rate of approximately 5 kHz is continuously compared with the reference 5 kHz signal by the Pulse Phase Comparator to control the VCO frequency.

4.3.2.3 PULSE PHASE COMPARATOR. Refer to Figure 6-4. The pulse phase comparator produces an output control voltage which varies proportional to the phase difference of the tachometer signal (F_{th}) and the reference pulse train (F_{rh}). As F_{th} gains in phase, the output voltage increases in the negative direction thus reducing the VCO frequency F_0 .

The pulse phase comparator consists of tach pulse ramp generator Q1-Q2-Q3, differentiator Q8, differential amplifier Q4 thru Q7, sample and hold circuit C10-C11 and Q9, output amplifier Q10-Q11, and loss of lock detector Q12-Q13 and SCR Q14.

4-10

10 MHz Dial		1 MHz Dial	100 kHz Dial	10 kHz Dial	
0 Dial 1 Dial Setting Setting Z8 Preset Z8 Preset	2 Dial Setting Z8 Preset	Dial Z9 Preset Set- Bits ting	Dial Z10 Preset Set- Bits ting	Dial Z11 Preset Set- Bits ting	
Bits $P_0P_1P_2P_3$ No. $P_0P_1P_2P_3$ No	Bits $P_0 P_1 P_2 P_3$ No.	P ₀ P ₁ P ₂ P ₃ No.	P ₀ P ₁ P ₂ P ₃ No.	P ₀ P ₁ P ₂ P ₃ No.	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	

Table 4-1. Decade Counter Preset Bits

- 1. Logic level 1 is \approx +5 volts Logic level 0 is \approx 0 volts (gnd)
- 2. Inputs to P_0 , P_1 , P_2 , and P_3 connections are BCD preset inputs
- 3. Division factor is 9's complement of number preset into counter
- 4. No. column is decimal equivalent of preset number

The pulse phase comparator operates as a phase discriminator when the VCO is locked on frequency and as a broad range frequency discriminator when establishing lock during frequency changes. During normal operation, ClO is charged via Q6 and RlO and is reset by Q5 when the sawtooth ramp at C7 turns on Q4. The result is a sawtooth waveform at ClO that is synchronized to the F_{th} input.

The synchronizing F_{th} sawtooth is generated by ramp generator Q1-Q2-Q3. Q1 acts as a current source that linearly charges C7 toward ground potential. The ramp appearing on C7 is periodically reset to -12 volts by the positive pulses applied to the base of Q3 from the tachometer input. During phase-lock the ramp on C7 charges up to within a few volts of ground which turns on Q4 and, thereby, switches on Q5. Q5 discharges the ramp voltage on C10.

Ripple at 5 kHz in the comparator output must be minimal to reduce sidebands in the Synthesizer output. This is achieved by the sample and hold circuit in the comparator. The reference clock pulses F_{th} are differentiated by C6-R13 and amplified by Q8 to produce negative-going pulses of large amplitude which momentarily switch on FET Q9. When Q9 turns on, the instantaneous ramp voltage on C10 is transferred to C11. To further minimize ripple, charging of C10 is momentarily halted while Q9 is conducting so that C11 sees a constant voltage on C10. This is accomplished by switching off Q7, which momentarily interrupts the flow of charging current through R10.

To prevent drift between sampling times, the voltage on Cll is monitored by a high impedance FET source follower QlO. Qll provides amplification and level shifting required to interface the dc control level with the VCO input.

During frequency switching, large disparities can occur between F_{th} and F_{rh} . Were these two frequencies to be compared in a simple phase discriminator, the result would be a rapidly varying phase signal which would average nearly to zero in the loop filter, and the loop would not lock up. To avoid this problem, the comparator operates as a broad range frequency discriminator while attempting to phase-lock.

If, during a change in switch settings, F_{th} is substantially above F_{rh} , C7 is reset prematurely to -12 volts and Q4 never switches on. Thus, C10 is not reset, and the voltage sampled by Q9 is consistently large and negative. This action forces the comparator output to rise negative and rapidly tune the VCO down in frequency as is required to reduce F_{th} . If F_{th} is substantially lower than F_{rh} , Q4 and Q5 remain conducting for substantial intervals holding C10 at a large positive potential. Thus, when Q9 samples C10, the positive voltage transferred to C11 holds the pulse phase comparator output near the positive limit of its voltage range which rapidly increases the frequency of the VCO.

In this way, gross frequency errors are quickly corrected. When the F_{th} and F_{rh} signals near agreement, the comparator reverts to a phase discriminator mode and phase-lock results.

To detect a loss of lock condition, a sample of the comparator phase-lock voltage is ac coupled through C14 to the base of Q12. In the frequency discriminator mode, the ac amplitude swing of the comparator output voltage reaches several volts causing Q12 to conduct, which turns on Q13. Q13 triggers SCR Q14, which turns on the LOSS OF LOCK indicator. Since the lamp supply voltage is the unfiltered output of the 5-volt rectifier, this voltage goes to zero 120 times per second allowing the SCR to turn off after forward bias is removed from its gate input. A similar lamp driver in the LF Pulse Phase Comparator also turns on the LOSS OF LOCK lamp if the offset oscillator loses lock. In addition, the LOSS OF LOCK lamp is turned on when the OPER SBY switch is placed in SBY.

4.3.3 OFFSET OSCILLATOR (Figure 6-2)

The offset oscillator is a voltage-controlled oscillator that is tuned by either a phase-lock loop control voltage derived from the LF programmable divider setting or a voltage derived directly from the front panel VERNIER dial setting. The mode of control for the oscillator is selected by placing front panel switch S2 in the 1 KHz-100 Hz position to use the phase-lock loop or in the VERNIER position to use the VERNIER control.

The control voltage input linearly tunes the oscillator over a range of 80 to 120 kHz. The circuit consisting of Ql1 thru Q14, and Z2 form a RC relaxation oscillator. The oscillator drives a pair of J-K flip-flops (Z1) which divide the 80 to 120 kHz output by four to produce quadrature square wave outputs over a range of 20 to 30 kHz. The quadrature outputs are filtered by low-pass networks (R21-C9 and R22-C10) to produce approximate sinewave signals.

The oscillator uses Cl2-Cl3 as the reactive element to generate an output frequency proportional to RC. Cl2-Cl3 charges thru Z2-A at a rate determined by the control voltage generated in the phase-lock loop in the digital mode or by the impedance of vernier potentiometer 1R3 in the VERNIER mode. By changing R with 10-turn linear potentiometer 1R3 the output frequency becomes a linear function of the shaft rotation. By changing the effective R with the control voltage input, the frequency becomes a function of the division ratio N selected by the 1 KHz and 100 Hz switch settings.

The negative-to-positive ramp buildup at C12-C13 is compared with the voltage at the junction of constant current source Z2-B and R36 across the emitter-base junction of Q12. When the positive-going charge at C12 drops below the negative voltage at the base of Q12, Q12 turns on. The collector drop at Q12, turns on Q13 which causes Q12 to saturate. The negative current thru Q12 quickly returns C12 to a full negative charge and automatically turns off. A short negative pulse is produced at the junction of Q13 and R36 during this reset operation.

These pulses are coupled to the base of Q11 by C20 and momentarily turn off Q11. The positive output pulses drive divideby-four flip-flops Z1-A and B. The control voltage input in either mode linearly adjusts the output pulse rate by changing the charge rate of C12.

In the VERNIER mode, trim potentiometer R29 adjusts the oscillator center frequency and trim potentiometer R30 adjusts the oscillator range at the extreme ends of the control range. In the digital mode, potentiometer R2 on the LF programmable divider adjusts the phase-lock voltage input to the offset oscillator. Since there is interaction between these trim controls, a tuning procedure is provided in Section 5.

4.3.4 LF PHASE-LOCK LOOP

The LF phase-lock loop contains a programmable divider and a pulse phase comparator. The LF phase-lock loop is similar to the HF Phase-Lock Loop in that the offset oscillator output (80 to 120 kHz) is divided by a programmable divider and compared to a reference frequency to produce a stable phase-lock loop at any selected output frequency.

4.3.4.1 LF PROGRAMMABLE DIVIDER. Refer to Figure 6-5. The LF divider consists of three decade dividers Z1, Z2, and Z3 contained on board A7. The dividers are programmable, modulo-N counters which are programmed by the 1 KHz/100 Hz switches in a manner similar to the HF dividers. However, the LF modules operate in a 1's complement mode instead of a 9's complement mode. Thus, the binary preset inputs to the modules match the desired division factor (i.e., preset binary 8 produces a division of 8). The counters produce division factors between 200 and 299. Table 4-2 lists the bits preset into each counter at different settings of the selector switches. The last counter module Z3 is hard-wired to produce a division of 200.

1 KHz Dial					100 Hz Dial						
Dial Setting		2 Pre B: ÷20	its	÷80	Decimal No.	Dial Settings		L Pı E ÷2	Bits	5	Decimal No.
0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	1	1	1	0	0	0	1
2	0	1	0	0	2	2	0	1	0	0	2
3	1	1	0	0	3	3	1	1	0	0	3
4 l	0	0	1	0	4	4	0	0	1	0	4
5	1	0	1	0	5	5	1	0	1	0	5
6	0	1	1	0	6	6	0	1	1	0	6
7	1	1	1	0	7	7	1	1	1	0	7
8	0	0	0	1	8	8	0	0	0	1	8
9	1	0	0	1	9	9	1	0	0	1	9

Table 4-2. LF Divider Preset Bits

Notes:

- 1. Divider Z3 preset inputs are fixed at 0100 or decimal 2
- 2. Logic level 1 is \approx +5 volts Logic level 0 is \approx 0 volts (gnd)
- 3. Division factor is 1's complement of number preset into counters

4-15

duces the required phase-lock voltage which holds the offset 4.3.4.2 LF PULSE PHASE COMPARATOR. Refer to Figure 6-6. The LF pulse phase comparator produces a control voltage which varies proportional to the phase relationship of the tachometer signal F_{t1} and the reference signal F_{r1} . The control voltage increases in a negative direction as F_{t1} gains in phase.

The LF comparator uses the same board as the HF Comparator with component values to match the lower frequency operation. The board is designated A8 and consists of tach pulse ramp generator Q1-Q2-Q3, differentiator Q8, differential amplifier Q4 thru Q7, sample and hold circuit C10-C11 and Q9, output amplifier Q10-Q11, and loss of lock detector Q12-Q13 and SCR Q14.

The net result at the output of the divider is approximately a 400 Hz tach signal F_{t1} when the offset oscillator is locked on. The F_{t1} output is compared to a 400 Hz reference clock F_{r1} by the LF Pulse Phase Comparator. The comparator pro-

The negative control voltage output from the comparator is returned to an electronic vernier circuit on the LF divider board A7. The attenuator consists of FET stage Q1, fixed resistances which are selected by the 1 KHz switch, and adjustment potentiometer R2. The conduction of Q1 is controlled by the comparator output to control the net positive voltage applied to the fixed resistances. As the phase difference between F_{t1} and F_{r1} increases the comparator output rises negative causing Q1 to conduct more. This lowers the current flow to the offset oscillator with the result that C12-C13 in the oscillator charges slower which reduces the output frequency.

4.3.5 FREQUENCY STANDARD (Figure 6-7)

oscillator on frequency.

The frequency standard board A6 produces a 5 kHz reference signal F_{rh} and a 400 Hz reference signal F_{r1} for comparison with the two phase-lock loop tachometer signals Fth and Ft1, respectively.

The frequency standard consists of a 4 MHz crystal oscillator module TCXO, a ÷100 counter Z1-Z2, a ÷8 counter Z3-A, and another ÷ 100 counter Z3-Z4. The additional ÷2 counter Z3-B is not used.

4-16

The TCXO module mounts on the component side of frequency standard board A6. Different options are offered depending on the stability required over the temperature range of the Synthesizer. The following options are currently offered.

FEC Part No.	FREQUENCY STABILITY	TEMPERATURE RANGE	AV. PPM/ ^o C
B1690-1	±1PPM (1x10 ⁻⁶)	0° to 50° C	4x10 ⁻⁸ / ^o C
B1690-2	±1PPM ±0.5PPM (5x10 ⁻⁷)	0° to 25° C 25° to 50° C	$4x10^{-8}/0$ C $2x10^{-8}/0$ C
B1690-3	±0.5PPM	0° to 50° C	2x10 ⁻⁸ / ⁰ C 2x10 ⁻⁸ / ⁰ C

Options can be ordered with stability up to the state of the art limit of ± 0.3 PPM $(3x10^{-7})$ or an average PPM/° C of $1.2x10^{-8}$ /° C over the temperature range of 0° to 50° C. Option B1690-2 offers optimum performance versus cost and is installed if the customer has no optional requirements.

The first ± 100 counter Z1-Z2 and the ± 8 counter Z3-A are connected in series to provide the 5 kHz reference signal F_{rh} to the HF Pulse Phase Comparator. The two ± 100 counters are connected in series to provide the 400 Hz reference signal F_{r1} to the LF Pulse Phase Comparator.

An optional jumper position on the board permits selection of either a 5 kHz or a 25 kHz output from Z5-A but the 25 kHz position is not used in the 1550A.

4.3.6 POWER SUPPLY (Figure 6-8)

The Model 1550A uses +5 volts for the IC logic circuits and ± 12 volts for the analog circuits. The power supply utilizes operational amplifiers to regulate these output voltages against load and line variations.

The +12 volt output is referenced to zener diode CR7 which receives pull-up current from the +12 volt output through R9. CR7 holds the non-inverting input of Z1 at a fixed voltage. The inverting input is obtained from the +12 volts via precision divider R3-R5. A Darlington pair consisting of Q1 and Q2 serves as the current passing element. The -12 volt supply is referenced to the +12 volt operational amplifier Z2 and voltage divider R10-R11. The +5 volt output is referenced to the +12 volt output by Z3.

Since greater currents are required from the 5-volt supply this supply contains a choke input filter.

RF bypass capacitors across each of the rectifier diodes prevent these diodes from presenting a variable RF impedance to the VCO which could produce unwanted frequency pulling.

SECTION V

MAINTENANCE

5.1 GENERAL

The maintenance information presented in this Section will help assigned personnel to keep the Synthesizer in proper operating condition. Since the Synthesizer is a low level, solid-state device, no preventive maintenance is recommended. Service technicians should possess a thorough understanding of the Synthesizer operation before attempting corrective maintenance.



The rear portion of the Synthesizer chassis and power supply board A1 contains ac voltages as high as 230 volts. THESE VOLTAGES ARE ALWAYS HAZARDOUS TO LIFE. Exercise extreme caution in these areas.

5.2 CORRECTIVE MAINTENANCE

Corrective maintenance involves observation of the operating conditions of the Synthesizer to localize a malfunction. To assist the technician in detecting a malfunction a Minimum Performance Procedure is provided which will usually indicate a malfunctioning unit. A Troubleshooting Chart is also provided to help localize a malfunction to a specific circuit.

5.2.1 REQUIRED TEST EQUIPMENT

The following test equipment or its equivalent is required to service the Synthesizer.

EQUIPMENT	MANUFACTURER & TYPE				
AF VTVM	HP 400				
VOM	Triplett 630				
Oscilloscope	Tektronix 453				
Frequency Counter	HP 5245L				
Attenuator	Kay 30-0				
Spectrum Analyzer	HP141T + 8552B +8553B				
Variac	Powerstat VS3PN116B				
Small Non-Inductive Tuning Tool	N.A.				
Dummyload (Coaxial 50Ω, 1/2W connected to a BNC)	N.A.				

Table 5-1. Required Test Equipment

Before starting the Minimum Performance Tests, be certain that the HP5245L Counter is turned of for at least 72 hours and the Synthesizer is turned on for at least 1 hour.

5.2.2 MINIMUM PERFORMANCE TEST

Proceed as follows:

- 1. Connect test equipment as shown in Figure 5-1. Set variac to approximately 115 vac.
- Rotate frequency selector switches and VERNIER control to 00.0000 MHz settings. Set mode switch to 1 KHz-100 Hz position. Check that output is 9.0000 MHz ±3Hz.
- 3. Slowly change variac setting between 105 and 125 vac. Check that output remains stable and within frequency tolerance at both OUTPUT 1 and OUTPUT 2. Return variac to 115 vac position.
- 4. Set mode switch to VERNIER position. Check that output is 9.000 MHz ±100 Hz. Repeat step 3.

5 - 2

- 5. Rotate frequency selector switches and VERNIER control to 13.0005 MHz settings. Set mode switch to 1 KHz-100 Hz position. Check that output frequency is 4.0005 MHz ±3 Hz. Repeat step 3.
- 6. Set mode switch to VERNIER position. Check that output is 4.0005 MHz ±100 Hz. Repeat step 3.
- Rotate frequency selector switches and VERNIER control to 12.9999 MHz settings. Set mode switch to 1KHz-100Hz position. Check that output frequency is 21.9999 MHz ±3 Hz. Repeat step 3.
- 8. Set mode switch to VERNIER position. Check that output is 21.9999 MHz ±100 Hz. Repeat step 3.
- 9. If the signals at OUTPUT 1 or OUTPUT 2 disappear or deteriorate, or if phase-lock cannot be maintained, the unit is defective. See paragraph 5.2.3 for troubleshooting information.
- 10. If Synthesizer is substantially out of tolerance the unit may require alignment. The unit can also lose phase-lock if it is substantially out of alignment. See paragraph 5.2.4. for alignment information.

5.2.3 TROUBLE ISOLATION

The technician will frequently detect obvious faults such as cracked or burned resistors, swollen capacitors, or burned insulation by beginning his troubleshooting routine with a visual inspection. Table 5-2 lists the probable causes of phsical damages common to different electronic components.

Follow the visual inspection by measuring the Power Supply voltages at board 1A1 (N0917). With a nominal 115 vac or 230 vac input, the dc supply voltages should be as follows:

MEASUREMENT POINT	LEVEL	
Pin 4 of J4	+12 to +13.5 volts with ripple of less tha 4 millivolts RMS	n
Pin 2 of J3	-12 to -13.5 volts with ripple of less tha 4 millivolts RMS	n
Pin 1 of J2	+5 volts ±.5 volts with ripple of less tha 4 millivolts RMS	n

C	5	1
	1	
4		•

Table 5-2. General Inspection Procedures

COMPONENT	CONDITION	CAUSE	CORRECT ION
Resistors	Discolored, swollen, or cracked Cracked or broken	Overheated due to overload Improper handling	Locate and correct over- load condition. Replace resistor.
Capacitors	Leakage, bulging, split case, or broken end seals	Physical damage or dielectric breakdown due to high voltage or improper handling	Check for high voltage condition and repair. Replace capacitor.
Transformers	Discolored insula- tion or windings, leakage	Overheated due to current overload	Locate and correct over- load. Replace transfor- mer if destroyed.
Connectors and jacks	Bent pins, charred insulation, marred threads, moisture, dirt, or grease	Improper handling	Straighten pins, clean or replace part.
Switches and controls	Broken, worn, bent, or dirty	Rough handling or normal wear	Clean, straighten, or replace.
Indicator lamps	Broken Burnt out	Rough handling, excessive current, or normal wear	Replace lamp.
Wiring and cables	Cut or frayed insu- lation, broken wires or connections	Improper handling	Repair or replace.
Solder connections	Loose or corroded connections, cold solder joints	Improper soldering	Clean and resolder.

If the visual or voltage checks do not reveal the trouble, proceed with Table 5-3 Trouble Isolation Chart. The Trouble Chart uses a Symptom, Malfunction, Probable Cause approach to isolate a trouble to the possible defective circuits. After the trouble is isolated to a circuit, use the schematic diagrams and an oscilloscope to locate the exact trouble. Use the waveforms shown on the schematics to test the important points in each circuit.

5.2.4 ALIGNMENT

The Synthesizer is carefully aligned at the factory with precision test equipment. Realignment will be necessary only if the Synthesizer is tampered with or component parts are replaced. Before attempting to align a malfunctioning Synthesizer always investigate and eliminate all other possible causes for the malfunction. Only qualified technicians should ever align the Synthesizer.

NOTE

Alignment is a last resort, not a method of troubleshooting.

Figure 5-2 shows the location of the various test and adjustment points. To begin alignment place the Synthesizer in a test location convenient to the required test equipment. Remove top cover from unit. Also remove RF shield from VCO board 1A5 (N0920).

Before attempting to align the Synthesizer, be certain that test equipment and unit have been turned on for at least 1 hour.

NOTE

HP5245L counter must be turned on for at least 72 hours before the Frequency Standard Adjustment can be performed.

5.2.4.1 FREQUENCY STANDARD ADJUSTMENT. Proceed as follows:

- Connect frequency counter to J1 on the rear panel. Remove cover screw from TCXO module located on FREQ STD board A6(N0980).
- 2. Set frequency selector switches to 12.0000 MHz settings. Set mode switch to 1 KHz-100 Hz position.
- 3. Adjust TCXO for an output frequency of 21.000 MHz ±1 Hz.
- 4. Replace cover screw in TCXO and disconnect frequency counter.

	SYMPTOM	MAL FUN CT I ON	PROBABLE CAUSE
1.	No signal at OUTPUT 1 (R1 control full clockwise). Normal signal at OUTPUT 2.	Q-phase output circuit defective.	 a. Isolation amplifier circuit on N0920 defective. b. Level potentiometer 1R1 or output connection defective.
2.	No signal at OUTPUT 2 (R2 control full clockwise). Normal signal at OUTPUT 1.	P-phase output circuit defective.	 a. Isolation amplifier circuit on N0920 defective. b. Level potentiometer 1R2 or output connection defective.
3.	No signal at OUTPUT 1 or OUTPUT 2(R1 and R2 controls full clockwise).	VCO circuit not operating.	 a. OPER-SBY switch in SBY. b. VCO circuit on N0920 defective. c. HF phase comparator output from N0921 defective.
4.	OUTPUT frequency approximately 10% higher than selected frequency at all dial settings	F _{rh} reference signal is not sampling phase comparator.	 a. Frequency standard board N0980 defective. b. Frh differentiator circuit on phase comparator board N0921 defective. c. Sampling circuit on HF phase comparator board N0921 defective.

Table 5-3 Trouble Isolation Chart

Table 5-3. Trouble Isolation Chart (cont.)

	SYMPTOM	MALFUNCTION	PROBABLE CAUSE
5.	Output frequency approximately 27 MHz (±2 MHz and unstable) at all frequency dial settings.	VCO not receiving control voltage from HF pulse phase comparator.	 a. Mixer circuit on N0922 defective. b. Divider circuit on N0918 not producing F_{th}. c. Ramp generator circuit on HF phase comparator board N0921 defective. d. Differential amplifier on HF phase comparator board N0921 defective.
6.	Output frequency 20-30 kHz low but stable at all dial settings. VERNIER or 1 KHz-100 Hz mode.	Offset oscillator signal is not present at mixers.	 a. Offset oscillator circuit on N0922 defective. b. ÷4 counter on N0922 defective.
7.	One or more dial settings of the 10 MHz, 1 MHz, 100 KHz or 10 KHz switches produces in- correct output fre- quencies. Other dial settings are normal.	Dividers not operating correctly on defective dial settings.	 a. HF divider circuit on N0918 defective. b. Switch connections to dividers on N0918 unsoldered or broken.

5 - 7

Table 5-3. Trouble Isolation Chart (cont.)

	SYMPTOM	MALFUNCTION	PROBABLE CAUSE		
8.	In 1 MHz-100 Hz mode only, output frequency 20-30 kHz low but stable at all dial settings. VERNIER mode normal.	Offset oscillator not receiving any phase-lock voltage.	 a. Electronic vernier Ql on N0919 is shorted. b. Phase-lock voltage con- nection to offset oscil- lator broken. 		
9.	Output frequency approx- imately 1 kHz off frequency and unstable at all set- tings of the 1 KHz and 100 Hz switches. Other switches change output frequency by correct amount.	LF phase-lock loop not functioning properly.	 a. LF divider N0919 not producing F_{t1} pulses. b. Ramp generator on LF phase comparator N0983 defective. c. Differential amplifier on LF phase comparator N0983 defective. d. Frequency standard signal F_{r1} defective. e. F_{r1} sampling circuit on LF phase comparator N0983 defective. 		
10.	One or more dial settings of the 1 KHz or 100 Hz switches produces in- correct output frequen- cies. Other dial set- tings are normal.	Dividers not operating correctly on defective dial settings.	 a. LF divider circuit on N0919 defective. b. Switch connections to dividers on N0919 unsol- dered or broken. 		

5.2.4.2 OFFSET OSCILLATOR ADJUSTMENT. Proceed as follows:

a.Vernier Mode

- 1. Connect frequency counter to TP1 on MIXER/OSC board 1A3 (N0922). Set mode switch to VERNIER position.
- 2. Rotate VERNIER dial to setting 10. Adjust CENTER FREQUENCY potentiometer R29 for a frequency of 30,020 Hz ±10 Hz.
- 3. Rotate VERNIER dial to setting 00. Adjust RANGE potentiometer R30 for a frequency of 19,980 Hz ±10 Hz.
- 4. Since the two adjustments interact, repeat Steps 2 and 3 until both frequencies are within the stated tolerance.

NOTE

Rotating R29 clockwise increases oscillator center frequency; rotating R30 clockwise decreases the range covered by VERNIER dial and increases oscillator frequency.

b.Digital Mode

- 1. Connect VOM to J2 pin 1 on LF Programmable Divider board 1A7 (N0919). Set mode switch to 1 KHz-100 Hz digital position.
- 2. Set 1 KHz and 100 Hz selector switches to 0 positions.
- 3. Adjust R2 on board 1A7 for exactly +4.0 vdc on VOM.

5.2.4.3 VCO ADJUSTMENT. Proceed as follows:

- 1. Connect test equipment as shown in Figure 5-3. Adjust R2 on rear panel to full counterclockwise position.
- 2. Rotate AGC potentiometer R18 on N0920 to approximately center position. Rotate WAVEFORM potentiometer R75 on N0920 to full clockwise position.
- 3. Adjust R75 counterclockwise until LOSS OF LOCK indicator just goes off. Rotate front panel 1 MHz control through positions 0-9 and check that indicator stays off.

- 4. Tune Synthesizer to 12.0000 MHz (21,000,000 Hz output).
- 5. Adjust R18 for a 1.05 ±.05 volt peak-to-peak level on oscilloscope. Move dummy load and oscilloscope to J1 and adjust R1 (on rear panel) for a 1.05 ±.05 volt peakto-peak level.
- 6. Disconnect oscilloscope and dummy load.

5.2.4.4 VCO HARMONIC/SPURIOUS OUTPUT TESTS. Proceed as follows:

- 1. Connect test equipment as shown in Figure 5-4.
- 2. Set spectrum analyzer for 0-100 MHz scan width with a scan time of 0.1 seconds or slower. Monitor VCO output with analyzer while changing the 10 MHz and 1 MHz switch settings between 4 to 21 MHz in 1 MHz increments. Observe that the harmonic/spurious outputs are below the primary output by the following amounts:
 - a. 2nd/3rd harmonics down at least 31 db.
 - b. 4th and higher harmonics down at least 36 db.
 - c. Any spurious outputs down at least 55 db.
- 3. Rotate frequency selector switches and VERNIER control to 12.0000 MHz settings (21,000,000 Hz output).
- 4. Set analyzer for a 1 kHz bandwidth, a 10 kHz per division scan width, and a 0.2 second per division scan time. Observe that the 20 kHz sidebands are at least 55 db below primary output frequency.
- 5. Switch spectrum analyzer and counter connections on output connectors and repeat Steps 2 thru 4.

5.2.5 REPAIR PROCEDURES

The 1550A Synthesizer is designed for ease of subassembly removal and installation and will pose no problems for an experienced technician. Replacement of component parts is also routine with the exception of the front panel VERNIER control. The VERNIER control must be removed and replaced as discussed in paragraph 5.2.5.1 to prevent loss of dial calibration.

5-10

5.2.5.1 REPLACING THE VERNIER CONTROL. Proceed as follows:

- Rotate VERNIER dial to 0 position. Remove #4-40 HOLDING SCREW from clip on inside rear of chassis. Using .050 HEX KNOB WRENCH attached to clip on inside rear of chassis, unscrew either #4-40 Allen set screw 1 turn. DO NOT rotate set screw more than 1 full turn. Insert holding screw in set screw slot and tighten. If holding screw will not catch, tighten set screw 1/2 turn and insert set screw.
- Loosen second #4-40 Allen set screw and remove VERNIER dial. Dial will require light pressure to remove from keyway and shaft.
- 3. If only VERNIER dial is being replaced, proceed to Step 7. If potentiometer is being replaced, proceed to Step 4.
- 4. Unsolder and remove wires connected to potentiometer. 1R3. Mark position of each wire as it is removed.
- 5. Remove nut, washer, and snap-on assembly holding potentiometer to front panel and remove potentiometer. Install new potentiometer and secure to panel. Be certain that lugs on potentiometer are canted to side toward board N0922 in order to clear the top cover.
- 6. Connect and solder wires removed in Step 4 to new potentiometer. Rotate potentiometer shaft to its counterclockwise stops.
- 7. Slide VERNIER dial onto potentiometer shaft until it rests lightly against front panel. Apply light pressure and rotate knob COUNTERCLOCKWISE until index seats in keyway.

DO NOT ROTATE CLOCKWISE!

 Press knob into keyway to seat assembly. A slight snap will indicate proper seating. 9. Tighten Allen set screw not containing holding screw. This locks VERNIER dial to the potentiometer shaft. Remove #4-40 holding screw from dial and tighten #4-40 Allen set screw.

NOTE

If a new VERNIER dial is installed, #4-40 set screw must be inserted after holding screw is removed.

10. Replace holding screw and Allen wrench in HOLDING SCREW and HEX KNOB WRENCH clips on inside rear of chassis. If potentiometer was replaced, perform the Vernier Adjustment procedures discussed in paragraph 5.2.4.2.




Figure 5-1. Connections For Minimum Performance Tests




Figure 5-2. Board Locations And Adjustment Points






Figure 5-3. Connections For VCO Adjustments



Model 1550 Synthesizer



SECTION VI

I

I

I

L


L

I

I


l


SCHEMATIC DIAGRAMS



6. TRANSISTOR Q SYMBOLS, QI AND Q8 NOT USED.

Figure 6-1, Sheet 1. Main Voltage-Controlled Oscillator Schematic Diagram D2172B








Figure 6-2. SSB Mixer/Offset Oscillator Schematic Diagram D2171C





Figure 6-3. HF Programmable Divider Schematic Diagram D2170B



NOTES. I. REF DES PREFIX 1A4. 2. R.C. BOARD REF NO321. 3. R.C. BOARD ASSLY REF C2396. 4. UNLESS OTHERWISE SPECIFIED: RESISTORS ARE '14W, 5%. DIODES ARE IN 914.

Figure 6-4. HF Pulse Phase Comparator Schematic Diagram D2179C





Figure 6-5. LF Programmable Divider Schematic Diagram D2287



I. REF DES PREFIX IAB 2. RC. BOARD REF NO303 3. RC. BOARD ASSIY REF C2467. 4. UNLESS OTHERWISE SPECIFIED: RESISTORS ARE YAW, 5%. DIODES ARE IN 914.

Figure 6-6. LF Pulse Phase Comparator Schematic Diagram D2282




Figure 6-7. Frequency Standard Schematic Diagram C2461




Figure 6-8. Power Supply Schematic Diagram D2169B

- NOTES: I. WIRE LEGEND
- DESIG WIRE TYPE
 - (A) RGI74/U COAXIAL CABLE
 - (B) NO24 TWISTED SHIELDED PAIR
 - (C) (D) NO24 STRANDED WITH PVC INSULATION
- (D) NOIS BUS, TINNED (E) NO24 TWISTED, SHIELDED, 3 CONDUCTOR 2. ROUTE WIRES & CABLING AS SHOWN. DO NOT LACE.
- CABLES 1&2 TOGETHER. UNCABLED (A) WIRES TO
- BE AS SHORT AS POSSIBLE.
- 3. DENOTES MALE PIN IN PLUG.
- O DENOTES FEMALE PIN IN PLUG.
- 4. AFTER ASSEMBLY SOLDER PINS ON ALL (A) WIRES TO INSURE GOOD RF CONNECTION.




Figure 6-9. Model 1550A Chassis Wiring Diagram D2283A

8]

SECTION VII

ſ

ĺ

l

l

l


I

Į

I

l


PART REPLACEMENT DRAWINGS




Model 1550A Assembly Figure 7-1. D2280

60	/	MST-3150	SWITCH . 3 POT, WHITE CAP	ALCO	L	1		5
59	1	(2467	ASS'Y, 400H & PULSE PHASE COMP.	FEC	NO 983	D2282		A
58	4	1247-11	STANDOFF	CAMBION		1		Т
57	A/R		FISHPAPER, 2"x3"	l		t	1	ł
56	4	l	SCREH, Nº 6-32 x 1/4 BD. HO	55T		I	1	1
55	4		SCREW, Nº 6-32x/18 BD. HO.	SST	1	ł .	!	I
54	1	B1127	SHIELD, HF VCO.	FEC	I	ľ :	1	1
53	1	02288	ASSY, LF PROGRAMMED DIVIDER	FEC	N0919	02287		1 A
	3		NUT, Nº 6-32 x 14 A.F.	SST	1	1	1	1
51	4		NUT. Nº 4-40x 1/4 A.F.	Å	1	I		1
	7		WASHER, Nº6 SPLIT LOCK	1		1		1
49	27		WASHER, Nº 6 INT TOOTH			1		Ť
48	15		WASHER, Nº 4 INT TOOTH				1	Ť
47			SCREW, Nº 6-32 × 416 FLT Hd			1		Ť
46				1		1		÷
45			Nº 6-32 x 5/8 Bd Hd		!	1		1
44		1	Nº 6.32 x 5/16 Bd Hd			1		÷
43		, ,	Nº 4-40 x 3/8 OVAL Hd		1			÷
	3	s 1	Nº 4-40 x 18 BUAL AU		r 1			1
40	2	-	SCREW, Nº 4x 48 SHEET MIL		1			+
41		1497	SOLDER LUG					+
				SMITH	1			+
				SMITH	I			<u> </u> .
38		534	CLIP, FAHNSTOCK	SMITH				-
37			RESISTOR 210 S 1/2W 5%	-	1	[R
36				TINNE RMAN				
35				TINNERMAN	-	1		1
34	66	1561-118	PIN, FEMALE	MOLEX	1	1		
33	46		PIN, MALE		I			.1
32	3	1625-6R-1	CONNECTOR. PLUG-6 PIN					1
3/	1	1625-5A-1	CONNECTOR, PLUG - 5 PIN		L	1		L
30	3	1625-4 R-1	CONNECTOR, PLUG - 4 PIN	1				
29	26	1625-3A-1	CONNECTOR, PLUG - 3 PIN	MOLEX				\mathbf{T}
28	1	750	STANDOFF	WINCHESTER				12
27	17	MST2/SN	SWITCH, DADT - WHITE CAP	ALCO	1	1	. N	13
26	6	50-3-16	ANOB, ROUND	RAYTHEON	1	1 1 1 1 1 1	14 - 14 A	1 -
25	1	3021	COUNTER, DIAL	AMPHENOL	1	1 1	1.1	1
24	1	5P-1	STRAIN RELIEF	HEYCC	1	1		1.
23	1/	/7237	POWER CORE, WITH PLUG	BELDEN		1		1 P
22	-	CLU-1011	POTENTIOMETER, 1000	A-8	1	1	× ,	RI,
21	-		POTENTIOMETER. IK. 38. IN TURN			1		1 4
20			FUSEHOLDER. 1/4x 14 FUSE					11/
/9				INT-FUSE	-			1 6
18				MILLER	-	1		144
/7			LAMPHOLDER, GREEN LENS		1			1 X 4
16		-	LAMPHOLDER, RED LENS	DIALCO				114
15			LAMP	GE	1			05/
/4				CIRCLE F	1			1 1
					2			
13					1	i nauću arian		101-
12	4	5HK-S10		SPRAGUE		SCHEMATICS CZ461	-	
11	/		ASS'Y, FREQUENCY STANDARD					11
10			ASS'Y, HF VCO		N0920	D2/72	-	1.1
9	-		ASS'Y, PHASE COMPARATOR		N0921	02/79		11
8	-		ASS'Y, MIXER/OFFSET OSC		N0922	D2/7/		1 4
7	-		ASS'Y, HE PROGRAMMED DIVID'A		NO 918	D2170		11
6	/		ASS'Y. POWER SUPPLY		NO 917	D2169		1 4
ی	2	81/32	BAR. FRONT PANEL		1			1
4	1/	B1572	SHIELD, POWER		1		10	L
	17		COVER, TOP		1			1
3					1			,
3	1/	C 2 4 0 2 - 2	CHASSIS	1	1			1
_	1/	C 2402-2 C 2464	CHASSIS FRONT PANEL, ENGRAVED	FEC MATLOR MFR				┿

Figure 7-1. Parts List





									1
52	6		NUT, HEX. 2-56	x 3/16 AF	ST. STL.				†
51	6		WASHER, NO.2 3		PHOS. BRZ.				
50	6		SCREW, 2-56 × 3/16 LG. BD. HD					·	+
49	2	6018-63A	CLAMP, CAPACITOR		AUGAT				
48	1		CLAMP, CAPACITO		AUGAT	·····			
47			RESISTOR, 474		A-B				+
	AIR		SILICON GREAS		1 4-0				-
	AIR		GRIPLET	2	BERG				+
42	<u> </u>	40410	NUT Nº 6-32× 4	115	10270				1
44			NUT Nº 6-32x 14		ł				+
42	8				1				<u>+</u>
	5		WASHER Nº 6 FO						<u> </u>
41				T TOOTH					<u> </u>
40	2	1	Nº 4 FL		<u> </u>				<u>+</u>
39	5		WASHER Nº 4 IN						+
38	4	1	SCREW Nº 6-32x		1				<u>+</u>
37	1	1	Nº 6-32×		1				+
36	2	1	Nº 4-40 x	-	1				1
35	6	1 2050	SCREW Nº 4-40 x						+
	24		EYELET		STIMPSON			1	1
33			STANDOFF	44/6	CTC	1			+
32			STAKE PIN, FE		BEAD CHAIN		1		<u>+</u>
			STAKE PIN, MAL		BEAD-CHAIN				<u>+</u>
30				RCUIT	NATIONAL				+
29	/	TM2212	INDUCTOR		TRANS-INC.				+
28	1	TM 2211	TRANSFORMER		TRANS-INC.				<u> </u>
27	/	6-126	SWITCH, DPDT S		CONT-WIRT				<u>+</u>
26	3		RESISTOR, 5602,		AB				<u>+</u>
25		RCOTGF511J		1/4W, 5%				· • ·	1
24	4	RCOTGF47/J	470 A	570					+
23	4	ACOTOF/02J	1/7	57.					+
22	3	RCOTGFIOIJ	1002	5%					+
21	2	RCOTGF221J	2202	57.					+
20	<u> </u>	ACOTGF68/J	6802	5%	AB				
19	1	RN60D3010F	30/A	17.	CORNING				<u> </u>
/8	/	RNGOD7500F	750r	17.	<u> </u>				<u> </u>
17	3	RNGODSIIOF		17.	1 1				<u>+</u>
16		RNGODIOOIF	, , , , ,		CORNING				<u> </u>
15	2	-	RESISTOR, 7.5 2.			STYLE 995-58			<u> </u>
/4	/	2N3906	TRANSISTOR, PN		MOTOROLA				<u> </u>
/3	2	2N3904	NP.		1 1				1
12	3	21/4921	TRANSISTOR, NP		MOTOROLA				<u> </u>
11	/	IN823A	DIODE, ZENER, G.		SEMCOR				<u> </u>
10	6	IN4002	DIODE, RECTIFIE		MOTOROLA				
9	6	583515U/03Z	CAPACITOR, .OIMFO,		-				1
8		/50D4169035R2		MFD, 35V	•				
7	1	/50D226X90/582		MFD, 151					1
6	<u> </u>	MTP207M015PIC	. ,	MFD, 15 V					
5	17	3901286015FL 4	1200,	MFD, 15V	SPRAGUE				
4	2	390/086025614	CAPACITOR, 1000	MFD, 25V	SPRAGUE				
3	1/	81173	SWITCH PLATE		FEC				
2	/	81464	HEAT SINK		FEC				1
/	1	N0917	PC BOARD		FEC		SCH, D2169		1
	REOD	PART NO			MAT'L OR	MAT'L SPEC OR	FINISH	FINISH SPEC	CKT S

Figure 7-2. Parts List




Figure 7-3. HF Programmable Divider P.C. Board Assembly 1A2 D2165C

-									_
l							1		
1					1				
i		1							
i		i	i i				i		i — —
i		1					i	i	
							1	I I	
								l	
<u>(</u>			1 1				l		L
I			· ·						
		i i					i	i	
						1	<u>i</u>		
			1				1		<u> </u>
i							1	ī —	
		1					1		<u> </u>
		1						;	<u> </u>
		1				1		<u> </u>	1
								<u>اا</u>	
						<u> </u>			
								[]	
							1		1
							1		
									1
								<u> </u>	۰ ۱
Ī								!	
i							ł	,	1
		1	i i				1	,	
i			, , I I				1	1	
								<u> </u>	
		Ĺ.							
								[]	
Ī		1	i l				1	'	1
		i	1				1	1	1
			1				1		• • • • •
							1	<u> </u>	
								<u> </u>	
	22		RCOTGF6821	RESISTOR 6.8K 5% 14W	A.B			L	
	21	2	003.9	INDUCTORS, 3. 9-44	NYTRONICS				
i	20		2N2369A	TRANSISTOR, NPN	FAIRCHILD		1	,	
		<u> </u>	11914	DIODE	θE		1	i i	
		AIR		INSULATED TUBING, TEFLON	ALPHA				
							1	<u> </u>	1
		A/R		#24 GAUGE BUS WIRE	BELDEN		l	ļ	ļ
<u> </u>			46410	GRIPLETS	BERG		1		1
I	15	4	M93-102-ET	STAKE PIN FEMALE	BEAD CHAIN			<u> </u>	
Ī	/4	5	R62-3-ET	STAKE PIN MALE	BEAD CHAIN			1	
i	13	4		STANDOFF	CTC		I	;	
	/2				FAIRCHILD			, ,	
	11				FAIRCHILD		1	<u> </u>	1
			UTB-93/0-59X			1	1	<u> </u>	
	10		SN 7402N		NATIONAL			<u> </u>	1
	9		SN7440N					l	
i	8	1	SN7400N	7				1	
i	7	4	SN7430N	INTEGRATED CIRCUIT	NATIONAL			l i	
100 320 2				SWITCH, 12 POS., I SEC. PC					
JSR - 325-30-1100 NX-CAAA JSR - 325-30-3100 NX-CAAA	-0-	••• /	i-0	SWITCH, 12 POS., 3 SEC, PC			9 1	<u>,</u>	6 8
USI - 30- 3100NX -CAAA	<u> </u>	+-/	••				1	·	1
15R- 325- 30 4100NX-CAAA	<u>- 4 -</u>	-2-	•	SWITCH, 12 POS., 4 SEC, PC			ļ		
	3	18	RCOTGF 103J	RESISTOR, 10K, 5%, 1/4 W	AB		<u> </u>	1	
i	2	10	5855450503Z	CAPACITOR, .OSMED-25V DISC	ERIE		1	1	
	1	17-	NOSIBA	P.C. BOARD	FEC		SSH. D2170	1	l I
	ITEM			DESCRIPTION	MATL OR MFR	MAT'L SPEC OR CAT. PART NO.	FINISH	FINISH SPEC	CKT SYM

I

ĺ

I

I

I


I

l

ł

l

Figure 7-3. Parts List



NOTES:

- I. DRILL ALL HOLES UNLESS OTHERWISE SPECFIED NO.55(.052)DIA.
- DRILL NO.70(.028) DIA.
- ▲ DRILL NO. 11(.191) DIA.
- DRILL NO. 52(.067) DIA.
- DRILL NO. 43(.089) DIA.
- 2. REF. SCHEMATIC D2111

Figure 7-4. SSB Mixer/Offset Oscillator P.C. Board Assembly 1A3 D2166C

() and (


				-				
						1	1	1
1 1	I		1	l		1		
				1		1		
i	1			1	i	<u>i</u>	I 1	· · · · · · · · · · · · · · · · · · ·
<u> </u>	1			1	1	1		
)			1	1	1		l
				1				
				1		-	1	1.
				1	t	1	I	1
			1	1	1		· · · · · · · · · · · · · · · · · · ·	() (
	1			1		1		<u>د</u>
	Į			1				1
					!			
	1			1	1	-	1	1
			1		1	1		
			-	1		l	1	
				1		1		1
			J	1	}	1	J i	1
					1		1	1
<u> </u>				i F	1	• F	1	
⊢	_		l	1	1	5		<u>. </u>
<u> </u>]		I	1		I	
42	3	DD -3.9	INDUCTOR 3.9 MICROHENRIES	NYTRONKS				
41		RN60D 1782F			1	1	1	1
40		RNGOD 4991F				i		
· · · ·						1		
39		RN60D2432F		CGW	L	l	L	
38	A/R	46410	GRIPLET	BERG	1	1		
37	15	R62-3-ET	STAKE PIN. MALE	BEAD CHAIN	1		1	I .
				-		1		I
36			STAKE PIN. FEMALE	BEAD CHAIN	J F	} •	J	3
35			STANDOFF	CTC		1	1	1
34	1	TD 401	INT.CKT. DUAL TRANSISTOR	SPRAGUE	1			
33	/		INTEGRATED CIRCUIT	NATIONAL	1	1	1	
-					1	1	1	
32			POTENTIOMETER. 5K	BECKMAN		1		
3/1		66WR2K	POTENTIOMETER. 2K	BECKMAN		1		
30	2	RNGOD/001F	RESISTOR. IN. 1/4W. 1%	CGW				
29	/	ANGOD243/F	2.43/1 . 1/4 W. 1 %	CGW	ļ	1	1	1
		-			1	1	1	
28		RC076F 330J	33R. 1/4W. 570	AB	<u> </u>		1	
27	2	1031	10.4	1 4				
26				1 1	1	1		
25		473J	47 <i>K</i>					
	_				1	1		1
24		47/J	470 A	1				
23	2	3311	3302			1		
22	11	1220	1.2 /			1		
2/1		6811						
				1 I	I	I		
20		/23/			1	1		
19	2	68 3 J	68 / 1		<u> </u>	<u> </u>	<u> </u>	
18	2	474J	470K			1		
1/7	2	1 392J		i r	1	1	1	
				<u> </u>				
16		ACOTEF 102J			<u> </u>	((1
15	1	PCR 70000068	CAPACITOR, 00068 MF 27.50V	PAKTRON	<u> </u>	l	<u> </u>	
14	4	2N5459	TRANSISTOR, FET, N CHAN	MOTOROLA	I			
/3	2	215461	FET, P CHAN	MOTOROLA		1	1	
					1	I	1	
/2		2N3904	NPN	NATIONAL		<u> </u>		1
111	2		TRANSISTOR . PNP	NATIONAL	<u> </u>	1	<u> </u>	
10	17	5082-2810	DIODE, HOT CARRIER	HP		1	1	
9	-			SPRAGUE	E	1	l	
					1	1) ''	
8		58357501032	. 01 MFD, 20070, 25V		1	I		1
7	/	CM06FD821G03		ELMENCO	1	l	l	
6	2	DM-15-471J	470 PF, 5%, 500V	ELMENCO	1	1	1	
5	-			1 1	1	1		
	-			10,000	1	1		
1 1	2	OM-15-330J	33 PF, 57, 500 V		1	<u> </u>	1	1
4	-		IMFD 15V	SPRAGUE	1	<u> </u>		
4	-	1500105X9015A2	1 1 1 1 1 1 1 1 1 1 1 1					
	4					1	1	
3	4	DM-15-680J	CAPACITOR, 68 PF, 5%, 500V	ELMENCO		12/2 12/71		
3	4 3	DM-15-680J NO922A	CAPACITOR, 68 PF, 5%, 500V RC. BOARD	ELMENCO FEC	MAT'L SPEC OP	SCH. D2171		
3	4	DM-15-680J NO922A	CAPACITOR, 68 PF, 5%, 500V	ELMENCO	MAT'L SPEC OR CAT. PART NO.	<i>SCH. D2171</i> Finish	FINISH SPEC	CKT SYM

ŀ

I

l

Figure 7-4. Parts List



2. UNLESS OTHERWISE SPECIFIED DRILL ALL HOLES Nº 55 (.052) DR AND INSTALL GRIPLET Nº 46410.

🔘 N º 52 (.063) DR

🔘 Nº 43 (.089) DR

▲ N º II (.191) DR

Figure 7-5. HF Pulse Phase Comparator P.C. Board Assembly 1A4 C2396C VIEW 'A'

	REOD	PART NO	DESCRIPTION	MAT'L OR MFR	MAT'L SPEC OR CAT. PART NO.	PINISH	FINISH SPEC	CAT SY
/	1	N0921	PC BOARD	FEC		SCH. D 2179		I
2	2	1500106x902082	CAPACITOR, IOMFD-20V	SPRAGUE				
3	4	58357501032	.01 MFD, 780%, 25V	ERIE		I		
4	1	DM-15-331J	330 PF, 5%, 500V	ELMENCO		1		
5	3	DM-15-102J	1000 PF. 57. 500V					1
6	1	DM-19-202F	2000PF, 17,500V					1
7	1	CKOGBX 472K	4 700 PF, 10%, 200V			1		t —
8	17	DM-15-471J	470 PF, 5%, 500V					+
9	1	IMD-1-203J	.02 MFD, 57, 100V					+
10	7		CAPACITOR, 12 PF. 5%, 500V					+
11	5	IN914	DIODE	GE.				+
12	17	2N546/	TRANSISTOR - FET, P CHAN.	the second s		t		+
/+ 13	1	2N5459	FET. N CHAN.			t		
/3	\	2N3392	NPN	NATIONAL				+
15	//	2143060	PNP	NATIONAL		t		+
16	3	2N3904 2N5060	- SCR	MOTOROLA				+
18	4	2N3906 2N3904	NPN	NATIONAL		+		╂───
19 18	1	RCOTGF511J 2.N3906	RESISTOR, 5102, 1/4W,5% TRANSISTOR PNP	A B NATIONAL			L	+
20 19		102J			ł	+		╂───
21	3	RG076F/32J	1.3 M 1/4W 5%	AB		+		╂───
22	1/	RNGOD 1183F	118K, 1/4W 1%	LOKNING				╂──
23		RC076F332J	3.3M 1/4W 5%					+
24	2	1531	15 M			+		+
25	/	2421	2.4 /					╂
26	/	2021	2 K			ļ		
27	/	1015	100.2					
28	2	1525	1.5 K			[
29	/	472J	4.7K			ļ		
30	/	475J	4.7 <i>M</i>			L		I
31	1	394J	390H					1
32	2	103J	10 M					
33	2	104J	100 K					
34	1	/23J	12.K		I .	1		
35	1	3331	33 K			1		1
36	2		RESISTOR, 6802, 1/4W, 5%	AB				
37	9	R62-3-ET	STAKE PIN, MALE	BEAD CHAIN				
38	7	M.93-102-ET	STAKE PIN, FEMALE	BEAD CHAIN				
39	4	1246-12	STANDOFF	CTC				1
10	AIR	46410	GRIPLET	BERG		1		T
$\frac{41}{40}$	I	RC07GF392J	RESISTOR 3.9K. 1/4W52 GRIPLET	A				

Figure 7-5. Parts List





Figure 7-6. Main Voltage-Controlled Oscillator P.C. Board Assembly 1A5 D2167B

								<u> </u>
55			INDUCTOR, 2.2 MH 150 MA	MILLER				1
		5855×505032						
	A/R		TUBING, 16 GA NAT. TEFLON	ALPHA				
	1/R		TUSING, HEAT SHRINKABLE	ALPHA		1		
51	2	2069		STIMPSON		1		1
50	6"	RG17 4/ U	CABLE, SHIELDED / COND.	BELDEN				1
49	2	1561-718	PIN, FEMALE	MOLEX		1		
40	3	1560-TL8	PIN, MALE	MOLEX				1
47	1	1625-3A-1	CONNECTOR, 3 PIN	MOLEX		1		1
46	5	DD 3.9	INDUCTOR, 3.9 MH	NYTRONICS				1
45	3	DM15-390J	CAPACITOR, 39PF, 5%, 500 Y	ELMENCO				
44	2	DH15-201J	CAPACITOR, 200PF, 5%, 500V	ELMENCO		1		İ
43	2	DM15-560J	CAPACITOR, 56 PF. 5%, 500Y	ELNENCO		i		İ
42		AC07GF470J	RESISTOR, 47. 5%, 1/44	A B		i		i
4/		AC07GF 272J	RESISTOR, 2.7K, 5%, 1/4 W			1		†
40			RESISTOR, 10-2, 5%, 1/4W	A B		1		†
		4641	GRIPLETS	BERG				1
38			STANDOFF, 6-32 x 3/8	CTC				+
37				BEAD CHAIN		1		+
36		A62-3-ET	•	BEAD SHAIN				+
35		512511	RESISTOR, 2502 VARIABLE, 1/2W			1		$\frac{1}{1}$
34		3723//	172070707, 20032 MM78022, 7/27	10		1		+
33		RC076F 82 IJ	8202, 5%, 1/4W			1 1		+
32		ACOTGF152J				1 1		+
3/		ACOTGF4520	470 x, 5%, 1/4 W			<u> </u>		+
-		-			1	1 1		- <u>i</u> -
30		RCOTGF562J SV1031	5.6K, 5%, 1/4W			1 1		1
28		RCOTGF/GIJ	, , ,					+
	-				1			1
27		ANGOD2740F				1 1		+
26		RCOTGF 33/J	3302, 57, 1/4W	AB				+
25		RCOTGF222J		14				<u> </u>
24		RC076F220J						<u> </u>
23	-	RCOT <u>GFIOZJ</u>						
22	-	RC07GF18IJ	1802, 5%, 1/4 11					<u> </u>
2/		RCOTGF332J						<u> </u>
20	2	RC076F512J	5./K, 5%, 1/4 W					
				1				
		ACOTSF221		1				
		RC076F474J		1 1				
17	6	RCOTGFIOIJ	RESISTOR. 1002, 5%, 1/4 W	AB				
L				1				
16	10	2N3906	TRANSISTOR, PNP	NATIONAL				
15	2	B-1686-2	TRANS., N CHAN, HIGH PINCHOFF	FEC	RED DOT			1
14	4	8-1686-1	TRANS., N CHAN, LOW PINCHOFF	FEC	BRN DOT			
1								
/3	/3	2N3904	TRANSISTOR, NPN	NATIONAL				I
1/2		8-1685	INDUCTOR, AF CHOKE ASSY.	FEC				1
11	1/	5082-3080	DIODE, PIN	HEW. PACK.				1
10		IN 914	DIODE	GE		1		Ī
9		81689-1	CAPACITOR, 3.3 PF NPO	FEC				i
8		DM15-181J	CAPACITOR, IBOPF, 5%, SOOV					i
7		D.#1.5-430J	•	ELMENCO		1		t
6		RCD7GFZOIJ		A.3				1
5				-	1	1		1
	-				1	1		+
4	6	581575U104Z	CAPACITOR. 0.1MFD. 120 %. 25V	2712	1	1		+
<u> </u>	1			1 50.5	l			+
3			CAPACITOR 0/MFD. 120 %.25V		1	1		<u>+</u>
2				SPRAGUE		1		
	1/	N0920	PC BOARD	FEC	1	SCH. 02/72		1
/	1 '			I MATL OR	MAT'L SPEC OR CAT. PART NO.	FINISH	FINISH SPEC	CKT S

Figure 7-6. Parts List

] J 1



22 AIR WIRE, Nº 22GA, SOLID, TINNED ALPHA 21 AIR RNFIDO-1/8 TUBING HEAT SHRINKABLE RAYCLAD TUBING IGGA MATURAL TEFLON ALPHA 20 AIR CABLE 19 10" RG-1741U BELDEN 18 AIR 46410 GRIPLET BERG 17 3 56064 I EYELET US 16 4 2069 EYELET STIMPSON 15 4 1246-12 STANDOFF CTC 14 1 TOFIO3AI INDUCTOR MILLER 13 1 00 3.9 I INDUCTOR NYTRONICS 12 2 1625-3R-1 CONNECTOR MOLEX 11 4 1561-TL8 TERMINAL FEMALE MOLEX 10 6 1560-TLB TERMINAL, MALE MOLEX 9 3 M93-102-ET STAKEPIN, FEMALE R-CHAIN 8 3 R62-3-ET STAKEPIN, MALE B-CHAIN 7 / SN1493N INTEGRATED CIRCUIT NATIONAL 6 4 SN 7490N INTEGRATED CIRCUIT NATIONAL 5 | 1 RCOTGF3R3J RESISTOR, 3.3 S., 14W, 5% AB 4 2 1500226x901582 CAPACITOR, 22 Uf, 151 SPRAGUE 3 4 5855Y505032 CAPACITOR .0504,25V ERIE 2 1 SEE NOTE 1 ASSEMBLY, TOXO FEC P.C.BOARD 1 1 10980 FEC MAT'L OR CAT. PART NO. FINISH ITEM REGIO PART NO DESCRIPTION FINISH SPEC CKT SYM

-NOTES-


1. ITEM 2 IS SELECTED FROM 81690 DEPENDING ON CUSTOMER OPTION. SEE JOB ORDER FOR PROPER ITEM.

- 2. SCHEMATIC REF: C2461.
- 3. UNLESS OTHERWISE SPECIFIED DRILL ALL HOLES N° 55 (D52) OR AND INSTALL 46410 GRIPLET.
 - ▲ Nº 10(.028) DR
 - Ø Nº 60 (.040) DR
 - Nº 55 (.052) DR
 - N° 52 (.063) DR
 N° 43 (.089) DR
 - Nº 40 (.098) DR
 - Nº 11 (.191) DR

4. CLEAN ASS'Y BEFORE INSTALLATION OF ITEM 2.

S.JUMPER AS FOLLOWS : 1550A - 5 KH2 1575 - 25 KH2

Figure 7-7. Frequency Standard P.C. Board Assembly 1A6 C2460



·NOTES·

I. SCHEMATIC REF DZ287.

2. SHEAR PER BOARDMASTER BIT44.

3. UNLESS OTHERWISE SPECIFIED DRILL ALL HOLES Nº 55 (.052) DR AND INSTALL 46410 GRIPLET:

ALL I.C.S . Nº TO (.028) DR


- Nº 52 (-063) DR
- () Nº 43 (.089) DR
- ▲ Nº 11 (.191) DR

Figure 7-8. LF Programmable Divider P.C. Board Assembly 1A7 D2288

		1			
		1			
		1			
	_	1			
			46410	GRIPLET BERG	
	20	4	1246-12	STANDOFF CTC	
	19	6	M93-102-ET	STAKE PIN, FEMALE BEADCHAIN	!
· · · · · · · · · · · · · · · · · · ·	18	6	R62-3-ET	STAKE PIN, MALE BEADCHAIN	!
JSR-325-30-5100NX-CAAK-		1/		SWITCH, 12 POS, 5 SECTION, PC VITLENNINGS 3/4" OUTER SHAFT LENGTH	!
JSR-325-30-4100NX-CAAC -		/		SWITCH, IZ POS, A SECTION, PC VITJENNINGS 34" OUTER SHAFT LE, IGTH	!
	15	/	ZN5461	TRANSISTOR MOTOROLA	
	14	/	2N3904	TRANSISTOR MOTOROLA	
	13	3	MC40I6P	INTEGRATED CIRCUIT MOTOROLA	
	12			CAPACITOR, 1047, 20V SPRAGUE	
	//	2		CAPACITOR .05 uf, 25V ERIE	
	10 9		66WR5K	POTENTIOMETER, 5K BECKMAN RESISTOR.12K. 14W. 5% AB	
	9 8	/	472	RESISTOR, 12K, 14W, 5% AB	
	0	3		2.2K	
	6	1 7	222J 102J		
	5		27/	2702	
	4	9	1013	1000	
	-	1 /	3301	33Ω	
	2			RESISTOR, 3.3 St. 1/4W, 5 % AB	
	-	1	NO919	R.C. BOARD FEC	
	ITEM	REGID	PART NO	DESCRIPTION MATL OR MATL SPEC OR FINISH FINISH ST	EC CKT SYM

لأطلعهم

Figure 7-8. Parts List



I. SCHEMATIC REF D2282.

2. UNLESS OTHERWISE SPECIFIED DRILL ALL HOLES Nº 55 (.052) DR AND INSTALL GRIPLET Nº 46410.


🔵 N º 52 (.063) DR

- **O** Nº 43 (.089) DR
- ▲ N º II (.191) DR

Figure 7-9. LF Pulse Phase Comparator P.C. Board Assembly 1A8 C2467A

40	AIR	46410	GRIPLET	BERG		1		1
39	4	1246-12	STANDOFF	CTC		1	I	I
38	7	M93-102-ET	STAKE PIN, FEMALE	BEAD CHAIN	1	1	ł	T
37	9	R62-3-ET	STAKE PIN. MALE	BEAD CHAIN	1	1		1
36	2	RC076F681J	AESISTOR, 6802, 1/4W, 5%	AB	1	-		I
35	1	333J	33 K		1	1		1
34	/	12.3J	12 K	1	I	1		1
33	12	104J	100%	1	1	1	1	1
32	2	103J	10.4	1	1	1		1
31	/	3941	3.90 M		1		1	1
30	1	475J	4.7 <i>M</i>				2	1
29	/	472J	4.7 <i>K</i>	1 1	1			
28	2	152J	1.5K					
27	/	1015	1009			1		
26	1	2020	2 K					
25	/	2425	2.4 /					
24	2	1531	15 M			1		
23	4	3321	3.31					
22	/	124J	120 M					L .
21	3	/32J	1.3 M					
20	3	1021						T
19	1	RC076F27IJ	RESISTOR, 2702, 1/4W, 5%	AB		1		
13	4	2 <i>N 3906</i>	TRANSISTOR PNP	NATIONAL				
17	5	2N3904	NPN	NATIONAL		1		1
16	/	2N5060	- SC A	MOTOROLA	1	1		ł
15	/	214248	PNP	NATIONAL	1	1		1
14	1	2N3392	NPN	NATIONAL		1		T
13	1/	2N5459	FET. N CHAN.	MOTOROLA	l	1	1	1
12	1	2N5461	TRANSISTOR - FET, P CHAN.	MOTOROLA		1	L	1
11	5	IN914	DIODE	GE.				
10	/	SM-15-120J	CAPACITOR. 12 PF. 5%, 500V	ELMENCO				
9	/	MF57527	.27 MFD, 5 %, 100V	PAKTRON	1	1	1	1
8	2	IMD-1-253J	.025 MFD, 5%, 100V	ELMENCO		1		1
7	2	CHOGBX 472M	4 100 PF, 10%, 2001	EAIE				1
6								1
5		DM-15-102J	1000 PF. 57. 500V	1		1		1
4	1	DM-15-3311	330 PF, 5%, 500V	ELMENCO		1		1
3	4	5835750/031	. 01 MFD. 788 % 25V	ERIE	l	1		1
2	2	1500106x902082	CAPACITOR, IOMFD-20V	SPRAGUE	1	1		1
/	/	N0983	PC BOARD	FEC		SCH. DIZATO		1
TEM	REGO	PART NO	DESCRIFTION	MATL OR MER	MATL SPEC OR	PINISH	FINISH SPEC	

Figure 7-9. Parts List



TOLERANCE ON TERMINAL PIN LOCATION ±.005

TERMINAL CONNECTIONS

1. OSC. B + (NOM. +12V)

2.GROUND

3. RF, TTL/DTL COMPATIBLE OUTPUT (FAN OUT OF 6T²L GATES) 4. LOGIC B + (NOM + 5V)

5. GROUND

APPLICATION NOTES

LOSC. B+ MUST BE HELD ± 2% OVER
TEMPERATURE RANGE,
LOAD IS IS MA MAX.
2.LOGIC B + MUST BE HELD WITHIN ± 5%
OVER TEMPERATURE RANGE.
LOAD IS 15 MA MAX.
3. AGING CHARACTERISTIC SPEC. TYP.
FIRST YEAR I PPM 0.5PPM
FIVE YEAR _ 4 PPM 1 PPM
FREQUENCY TRIMLIFE 8 YEARS 10 YEARS
4 DIMENSIONS SHOWN ARE FOR F.E.C. APPLICATION INFORMATION
APPLICATION INFORMATION.

-3	MC163X2-022G	4,000.000	0° TO+55°C.	±0.5 PPM (5×10-7)	
- 2	MC 163X 2-0216	4,000.000	+25° TO +55° C 0° TO +25° C	±0.5 PPM (5×10-7) ±1 PPM (1×10-6)	
- 1	MC 163X 2-020G	4,000.000	0° TO + 55°C	± 1 PPM (1 X 10-6)	
ITEM	MC COY ELECTRONICS	FREQUENCY	TEMPERATURE RANGE	FREQUENCY STABILITY WITH TEMPERATURE	NOTES

Figure 7-10. TCXO Crystal Oscillator Assembly B1690A




Figure 7-11. 2N5459 Transistor Control Drawing B1686

